

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm144t-e-jwx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

		Pin Nu	mber									
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description					
AN36	—	—	B4	8	I	Analog	Analog Input Channels					
AN37	—	_	B12	27	I	Analog						
AN38	—	_	B17	43	I	Analog						
AN39	—	_	A22	44	Ι	Analog						
AN40	—	—	A30	65	I	Analog						
AN41	—	_	B26	66	I	Analog						
AN42	—	—	A31	67	I	Analog						
AN45	11	20	B11	25	I	Analog						
AN46	17	26	B14	37	I	Analog						
AN47	18	27	A19	38	I	Analog						
AN48	21	32	B18	47	Ι	Analog						
AN49	22	33	A23	48	I	Analog						

#### **TABLE 1-1:** ADC PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS-compatible input or output TTL = Transistor-transistor Logic input buffer

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output PPS = Peripheral Pin Select P = Power I = Input

© 2015-2016 Microchip Technology Inc.

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					PO	RTG	
RG0	—	88	B50	128	I/O	ST	PORTG is a bidirectional I/O port
RG1	_	87	A60	127	I/O	ST	
RG6	4	10	B6	14	I/O	ST	
RG7	5	11	A8	15	I/O	ST	
RG8	6	12	B7	16	I/O	ST	
RG9	10	16	B9	21	I/O	ST	
RG12	_	96	A65	140	I/O	ST	
RG13	_	97	B55	141	I/O	ST	
RG14	_	95	B54	139	I/O	ST	
RG15	_	1	A2	1	I/O	ST	
					PO	RTH	
RH0		_	B17	43	I/O	ST	PORTH is a bidirectional I/O port
RH1	—	—	A22	44	I/O	ST	1
RH2	_	_	_	45	I/O	ST	
RH3	_	_	_	46	I/O	ST	
RH4	_	_	A30	65	I/O	ST	
RH5	_	_	B26	66	I/O	ST	
RH6	_	_	A31	67	I/O	ST	
RH7	_	_	_	68	I/O	ST	
RH8	_	_	B32	81	I/O	ST	
RH9	_	_	A40	82	I/O	ST	
RH10	_	_	B33	83	I/O	ST	
RH11	_	_	_	84	I/O	ST	
RH12	_	_	A47	100	I/O	ST	
RH13	_	_	B40	101	I/O	ST	
RH14	_	_	_	102	I/O	ST	
RH15	_	_	_	103	I/O	ST	
	1				PO	RTJ	
RJ0	_	_	B44	114	I/O	ST	PORTJ is a bidirectional I/O port
RJ1	_	_	A55	115	I/O	ST	· ·
RJ2		_	B45	116	I/O	ST	
RJ3	_	_	_	117	I/O	ST	
RJ4	_	_	A62	131	I/O	ST	
RJ5	_	_	_	132	I/O	ST	
RJ6	_	_	_	133	I/O	ST	
RJ7	_	_	_	134	I/O	ST	
RJ8	_	_	A5	7	I/O	ST	1
RJ9	_	_	B4	8	I/O	ST	
RJ10	_	_	_	10	I/O	ST	
RJ11	_	_	B12	27	1/0	ST	
RJ12	_	_		9	1/0	ST	
RJ13	_			28	1/0	ST	1
RJ14	_			29	1/0	ST	1
RJ15		<u> </u>	<u> </u>	30	1/0	ST	1
Legend:	CMOS = C	L MOS-comp	ı atible input	or output	., 0	Analog =	Analog input P = Power

### TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output P = Power



### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ . This capacitor should be located as close to the device as possible.

# 2.3 Master Clear (MCLR) Pin

The  $\overline{\text{MCLR}}$  pin provides for two specific device functions:

- Device Reset
- Device programming and debugging

Pulling The MCLR pin low generates either a device Reset or a POR, depending on the setting of the SMCLR bit (DEVCFG0<15>). Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





**3:** No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

DS60001320D-page 38

# TABLE 4-4: INITIATORS TO TARGETS ACCESS ASSOCIATION

Toract	Initiator ID	1	2	3	4	5	6	7	8	9	10	11	12	13	14
#	Name	CF	งบ	DMA	Read	DMA	Write	USB	Ethernet Read	Ethernet Write	CAN1	CAN2	SQI1	Flash Controller	Crypto
1	Flash Memory: Program Flash Boot Flash Prefetch Module	>	<		х			x	х		х	х			x
2	RAM Bank 1 Memory	>	<		Х	2	х	Х	Х	Х	Х	Х	Х	Х	Х
3	RAM Bank 2 Memory	>	<		Х	2	х	Х	Х	Х	Х	Х	Х	Х	Х
4	External Memory via EBI and EBI Module	>	<		Х	2	х	Х	Х	Х	Х	Х	Х		Х
5	Peripheral Set 1: System Control, Flash Control, DMT, RTCC, CVR, PPS Input, PPS Output, Interrupts, DMA, WDT	>	<												
6	Peripheral Set 2: SPI1-SPI6 I2C1-I2C5 UART1-UART6 PMP	>	K		x	;	x								
7	Peripheral Set 3: Timer1-Timer9 IC1-IC9 OC1-OC9 ADC Comparator 1 Comparator 2	>	K		x	;	x								
8	Peripheral Set 4: PORTA-PORTK	>	K		х	;	x								
9	Peripheral Set 5: CAN1 CAN2 Ethernet Controller	>	<												
10	Peripheral Set 6: USB	>	<												
11	External Memory via SQI1 and SQI1 Module	>	<												
12	Peripheral Set 7: Crypto Engine	>	<												
13	Peripheral Set 8: RNG Module	>	<												

### TABLE 4-21: SYSTEM BUS TARGET 13 REGISTER MAP

ess		Bits																	
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
D 400		31:16	MULTI	—		—		CODE	<3:0>		—		—	—	—	—	—		0000
Б420	SBITSELUGT	15:0				INI	TID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
D 40 4		31:16	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D424	SBI ISELUG2	15:0	-	—	_	_	—	_	_	_	_	_	_	—	_	_	GROU	P<1:0>	0000
D 400		31:16	_	—		—	—	_	_	ERRP	—	_	_	—	_	_	_	_	0000
D420	SELISECON	15:0	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D 420		31:16	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Б430	SBITSECLKS	15:0	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
D420	SBT12ECL DM	31:16		—	_	_	_	_	_	—	—		_	—	—	—	_	_	0000
D430	SELISECTRIN	15:0	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
P440	SPT12PECO	31:16								BA	SE<21:6>								xxxx
Б440	SBITSREGU	15:0			BA	\SE<5:0>			PRI	—			SIZE<4:0	>		_	_	_	xxxx
D 450		31:16	-	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
D450	SELISKDU	15:0	_	_		_	_			_	—	_	_	_	GROUP3	GROUP2	GROUP1	GROUPO	xxxx
D 450		31:16	_	_	_	—	—	_	_	_	_	_	—	—	—	—	_	_	xxxx
D458	SDI I 3WRU	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	<b>GROUP</b> 0	xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

# 7.2 Interrupts

The PIC32MZ EF family uses variable offsets for vector spacing. This allows the interrupt vector spacing to be configured according to application needs. A unique interrupt vector offset can be set for each vector using its associated OFFx register.

# TABLE 7-2: INTERRUPT IRQ, VECTOR, AND BIT LOCATION

For details on the Variable Offset feature, refer to **8.5.2** "Variable Offset" in Section 8. "Interrupt Controller" (DS60001108) of the "*PIC32 Family Reference Manual*".

Table 7-2 provides the Interrupt IRQ, vector and bit location information.

	X000 Martin Name	IRQ	Martin		Interr	upt Bit Locatio	n	Persisten
Interrupt Source()	XC32 Vector Name	#	vector #	Flag	Enable	Priority	Sub-priority	Interrupt
	Highest Natur	al Ord	er Priority					
Core Timer Interrupt	_CORE_TIMER_VECTOR	0	OFF000<17:1>	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
Core Software Interrupt 0	_CORE_SOFTWARE_0_VECTOR	1	OFF001<17:1>	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
Core Software Interrupt 1	_CORE_SOFTWARE_1_VECTOR	2	OFF002<17:1>	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
External Interrupt 0	_EXTERNAL_0_VECTOR	3	OFF003<17:1>	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
Timer1	_TIMER_1_VECTOR	4	OFF004<17:1>	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
Input Capture 1 Error	_INPUT_CAPTURE_1_ERROR_VECTOR	5	OFF005<17:1>	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	Yes
Input Capture 1	_INPUT_CAPTURE_1_VECTOR	6	OFF006<17:1>	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>	Yes
Output Compare 1	_OUTPUT_COMPARE_1_VECTOR	7	OFF007<17:1>	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>	No
External Interrupt 1	_EXTERNAL_1_VECTOR	8	OFF008<17:1>	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>	No
Timer2	_TIMER_2_VECTOR	9	OFF009<17:1>	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>	No
Input Capture 2 Error	_INPUT_CAPTURE_2_ERROR_VECTOR	10	OFF010<17:1>	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>	Yes
Input Capture 2	_INPUT_CAPTURE_2_VECTOR	11	OFF011<17:1>	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>	Yes
Output Compare 2	_OUTPUT_COMPARE_2_VECTOR	12	OFF012<17:1>	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>	No
External Interrupt 2	_EXTERNAL_2_VECTOR	13	OFF013<17:1>	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>	No
Timer3	_TIMER_3_VECTOR	14	OFF014<17:1>	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>	No
Input Capture 3 Error	_INPUT_CAPTURE_3_ERROR_VECTOR	15	OFF015<17:1>	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>	Yes
Input Capture 3	_INPUT_CAPTURE_3_VECTOR	16	OFF016<17:1>	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>	Yes
Output Compare 3	_OUTPUT_COMPARE_3_VECTOR	17	OFF017<17:1>	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>	No
External Interrupt 3	_EXTERNAL_3_VECTOR	18	OFF018<17:1>	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>	No
Timer4	_TIMER_4_VECTOR	19	OFF019<17:1>	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>	No
Input Capture 4 Error	_INPUT_CAPTURE_4_ERROR_VECTOR	20	OFF020<17:1>	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>	Yes
Input Capture 4	_INPUT_CAPTURE_4_VECTOR	21	OFF021<17:1>	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EF Family Features" for the list of available peripherals.

**2:** This interrupt source is not available on 64-pin devices.

3: This interrupt source is not available on 100-pin devices.

4: This interrupt source is not available on 124-pin devices.

#### **TABLE 7-3**: **INTERRUPT REGISTER MAP (CONTINUED)**

ress )		e	Bits																
Virtual Add (BF81_#	Register Name <sup>(1)</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0050	10000	31:16	_	_	_		CRPTIP<2:0>	.(7)	CRPTIS	<1:0>(7)	_	_	_		SBIP<2:0>	•	SBIS<	:1:0>	0000
02E0	IPC26	15:0	_	_	_		CFDCIP<2:0	>	CFDCI	S<1:0>	—	_	-		CPCIP<2:0	>	CPCIS	<1:0>	0000
0050	10007	31:16	_	_	_		SPI1TXIP<2:	0>	SPI1TX	IS<1:0>	_	_	-	:	SPI1RXIP<2	:0>	SPI1RX	S<1:0>	0000
02F0	IPC27	15:0	—	_	_		SPI1EIP<2:0	>	SPI1EI	S<1:0>	_	_	_	_	—		_	—	0000
0200		31:16	—	_	_		I2C1BIP<2:0	>	I2C1BI	S<1:0>	_	_	_		U1TXIP<2:0	)>	U1TXIS	S<1:0>	0000
0300	IPC20	15:0	_	_	_		U1RXIP<2:0	>	U1RXI	S<1:0>	_	_	_		U1EIP<2:0	>	U1EIS	<1:0>	0000
0210		31:16	—	—	—		CNBIP<2:0:	>	CNBIS	S<1:0>	—	—	-		CNAIP<2:0>	(2)	CNAIS<	:1:0> <b>(2)</b>	0000
0310	IPC29	15:0	—	_	_		I2C1MIP<2:0	)>	I2C1MI	S<1:0>	—	—	—		I2C1SIP<2:0	)>	I2C1SIS	6<1:0>	0000
0220		31:16	—	_	—		CNFIP<2:0>	>	CNFIS	S<1:0>	—	—	—		CNEIP<2:0	>	CNEIS	<1:0>	0000
0320	IFC30	15:0	—	_	—		CNDIP<2:0:	>	CNDIS	S<1:0>	—	—	—		CNCIP<2:0	>	CNCIS	<1:0>	0000
0220		31:16	—	_	_	(	CNKIP<2:0> <sup>(2</sup> )	,4,8)	CNKIS<1	:0> <sup>(2,4,8)</sup>	—	—	—	(	CNJIP<2:0> <sup>(</sup>	2,4)	CNJIS<1	:0> <b>(2,4)</b>	0000
0330	IFC31	15:0	—	_	—		CNHIP<2:0> <sup>(2</sup>	2,4)	CNHIS<	1:0> <b>(2,4)</b>	—	—	—		CNGIP<2:0	>	CNGIS	<1:0>	0000
0240	10022	31:16	—	_	-		CMP2IP<2:0	>	CMP2I	S<1:0>	—	—	—		CMP1IP<2:0	)>	CMP1IS	S<1:0>	0000
0340	IF 0.32	15:0	—	_	—		PMPEIP<2:0	>	PMPE	S<1:0>	—	—	_		PMPIP<2:0	>	PMPIS	<1:0>	0000
0250	10022	31:16	—	_	—		DMA1IP<2:0	>	DMA1	S<1:0>	—	—	—		DMA0IP<2:0	)>	DMA0IS	6<1:0>	0000
0350	IF 033	15:0	—	_	-	ι	JSBDMAIP<2	:0>	USBDMA	\IS<1:0>	—	—	—		USBIP<2:0	>	USBIS	<1:0>	0000
0260		31:16	—	—	—		DMA5IP<2:0	>	DMA5I	S<1:0>	—	—	—		DMA4IP<2:0	)>	DMA4IS	S<1:0>	0000
0300	IF 0.34	15:0	—	_	—		DMA3IP<2:0	>	DMA3	S<1:0>	—	—	—		DMA2IP<2:0	)>	DMA2IS	S<1:0>	0000
0270	10025	31:16	—	_	—		SPI2RXIP<2:	0>	SPI2RX	IS<1:0>	—	—	—		SPI2EIP<2:	)>	SPI2EIS	6<1:0>	0000
0370	IFC35	15:0	—	—	—		DMA7IP<2:0	>	DMA7I	S<1:0>	—	—	—		DMA6IP<2:0	)>	DMA6IS	S<1:0>	0000
0380	IDC 36	31:16	—	—	—		U2TXIP<2:0	>	U2TXI	S<1:0>	—	—	—		U2RXIP<2:0	)>	U2RXIS	S<1:0>	0000
0300	IF 0.50	15:0	—	—	—		U2EIP<2:0>	•	U2EIS	<1:0>	—	—	—	:	SPI2TXIP<2	0>	SPI2TXI	S<1:0>	0000
0200		31:16	—	—	—		CAN1IP<2:0>	.(3)	CAN1IS	<1:0> <sup>(3)</sup>	—	—	—	l	2C2MIP<2:0	>(2)	I2C2MIS	<1:0> <sup>(2)</sup>	0000
0390	IFC3/	15:0	—	—	—		I2C2SIP<2:0>	.(2)	I2C2SIS	<1:0> <sup>(2)</sup>	—	—	—	I	2C2BIP<2:0	>(2)	I2C2BIS	<1:0> <sup>(2)</sup>	0000
0240		31:16	—	_	_		SPI3RXIP<2:	0>	SPI3RX	IS<1:0>	_	—	-		SPI3EIP<2:	)>	SPI3EIS	S<1:0>	0000
0340	IF C 30	15:0	—	_	-		ETHIP<2:0>	>	ETHIS	i<1:0>	—	—	—	(	CAN2IP<2:0:	<sub>&gt;</sub> (3)	CAN2IS-	<1:0> <b>(3)</b>	0000
0280		31:16	—	_	_		U3TXIP<2:0	>	U3TXI	S<1:0>	—	—	—		U3RXIP<2:0	)>	U3RXIS	S<1:0>	0000
0380	11 0 39	15:0	—	—	_		U3EIP<2:0>	, <u> </u>	U3EIS	<1:0>	_	_	—		SPI3TXIP<2	0>	SPI3TXI	S<1:0>	0000
0300		31:16	—	—	-		SPI4EIP<2:0	>	SPI4EI	S<1:0>	—	-	-		I2C3MIP<2:	)>	I2C3MI	S<1:0>	0000
0300		15:0	_	_	_		I2C3SIP<2:0	>	I2C3SI	S<1:0>		_	_		I2C3BIP<2:0	)>	I2C3BIS	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

This bit or register is not available on devices without a CAN module. 3:

4: This bit or register is not available on 100-pin devices.

- Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:
- Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices. 6:

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y				
31.24	—	—	—	—		PLLODIV<2:0>						
22.16	U-0	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y				
23.10	—	PLLMULT<6:0>										
15.0	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y				
15.0	—						PLLIDIV<2:0>					
7.0	R/W-y	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y				
7:0	PLLICLK				_	PLLRANGE<2:0>						

### REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

Legend:	y = Value set from Config	uration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-27 Unimplemented: Read as '0'

### bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits

111 = Reserved 110 = Reserved 101 = PLL Divide by 32 100 = PLL Divide by 16 011 = PLL Divide by 8 010 = PLL Divide by 4 001 = PLL Divide by 2 000 = Reserved

The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 23 Unimplemented: Read as '0'

#### bit 22-16 PLLMULT<6:0>: System PLL Multiplier bits

- 1111111 = Multiply by 128 1111110 = Multiply by 127 1111101 = Multiply by 126 1111100 = Multiply by 125
- •

### 0000000 = Multiply by 1

The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 15-11 Unimplemented: Read as '0'

Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.
 Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31.24				DCRCDAT	٩<31:24>								
22.10	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10		DCRCDATA<23:16>											
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
10.0				DCRCDAT	A<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				DCRCDA	TA<7:0>								

### REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

# Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

### REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31.24				DCRCXOF	?<31:24>								
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10		DCRCXOR<23:16>											
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15.6				DCRCXO	R<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7.0				DCRCXO	R<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

1 = Enable the XOR input to the Shift register

0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

### REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

### bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)

- 1 = An OUT packet cannot be loaded into the RX FIFO.
- 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
  - 1 = No more packets can be loaded into the RX FIFO
  - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
  - 1 = A data packet has been received. An interrupt is generated.
  - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.
- bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

#### bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

### REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL REGISTER 1 (CONTINUED)

bit 16 LPMXMT: LPM Transition to the L1 State bit

### When in Device mode:

1 = USB module will transition to the L1 state upon the receipt of the next LPM transaction. LPMEN must be set to `0b11. Both LPMXMT and LPMEN must be set in the same cycle.

#### 0 = Maintain current state

When LPMXMT and LPMEN are set, the USB module can respond in the following ways:

- If no data is pending (all TX FIFOs are empty), the USB module will respond with an ACK. The bit will self clear and a software interrupt will be generated.
- If data is pending (data resides in at least one TX FIFO), the USB module will respond with a NYET. In this case, the bit will not self clear however a software interrupt will be generated.

#### When in Host mode:

- 1 = USB module will transmit an LPM transaction. This bit is self clearing, and will be immediately cleared upon receipt of any Token or three time-outs have occurred.
  0 = Maintain current state
- bit 15-12 ENDPOINT<3:0>: LPM Token Packet Endpoint bits
- This is the endpoint in the token packet of the LPM transaction.
- bit 11-9 Unimplemented: Read as '0'
- bit 8 **RMTWAK:** Remote Wake-up Enable bit

This bit is applied on a temporary basis only and is only applied to the current suspend state.

- 1 = Remote wake-up is enabled
- 0 = Remote wake-up is disabled
- bit 7-4 HIRD<3:0>: Host Initiated Resume Duration bits

The minimum time the host will drive resume on the bus. The value in this register corresponds to an actual resume time of:

Resume Time = 50  $\mu$ s + HIRD \* 75  $\mu$ s. The resulting range is 50  $\mu$ s to 1200  $\mu$ s.

#### bit 3-0 LNKSTATE<3:0>: Link State bits

This value is provided by the host to the peripheral to indicate what state the peripheral must transition to after the receipt and acceptance of a LPM transaction. The only valid value for this register is '1' for Sleep State (L1). All other values are reserved.

### **REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9) (CONTINUED)**

bit 2 Unimplemented: Read as '0'

- bit 1 TCS: Timer Clock Source Select bit<sup>(1)</sup>
  - 1 = External clock from TxCK pin
    - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
  - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
  - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

# 23.0 PARALLEL MASTER PORT (PMP)

Note:	This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive refer- ence source. To complement the informa-
	tion in this data sheet, refer to <b>Section 13.</b>
	"Parallel Master Port (PMP)"
	(DS60001128) in the "PIC32 Family Ref-
	erence Manual", which is available from
	the Microchip web site (www.micro- chip.com/PIC32).

The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. The following are key features of the PMP module:

- 8-bit,16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options:
  - Individual read and write strobes, or
  - Read/write strobe with enable strobe
- Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- Parallel Slave Port support:
  - Legacy addressable
  - Address support
  - 4-byte deep auto-incrementing buffer
- Programmable Wait states
- Operate during Sleep and Idle modes
- Separate configurable read/write registers or dual buffers for Master mode
- Fast bit manipulation using CLR, SET, and INV registers

Note: On 64-pin devices, data pins PMD<15:8> are not available in 16-bit Master modes.





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
31:24	EF	RRMODE<2:0	>		ERROP<2:0>	>	ERRPHASE<1:0>			
22.16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
23.10	—	—		BDSTAT	START	ACTIVE				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
10.0	BDCTRL<15:8>									
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
		BDCTRL<7:0>								

#### **REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER**

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-29 ERRMODE<2:0>: Internal Error Mode Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CEK operation
- 010 = KEK operation
- 001 = Preboot authentication
- 000 = Normal operation

#### bit 28-26 ERROP<2:0>: Internal Error Operation Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Authentication
- 011 = Reserved
- 010 = Decryption
- 001 = Encryption
- 000 = Reserved

#### bit 25-24 ERRPHASE<1:0>: Internal Error Phase of DMA Status bits

- 11 = Destination data
- 10 = Source data
- 01 = Security Association (SA) access
- 00 = Buffer Descriptor (BD) access

#### bit 23-22 Unimplemented: Read as '0'

#### bit 21-18 BDSTATE<3:0>: Buffer Descriptor Processor State Status bits

The current state of the BDP:

- 1111 = Reserved
- •
- 0111 = Reserved
- 0110 = SA fetch
- 0101 = Fetch BDP is disabled
- 0100 = Descriptor is done
- 0011 = Data phase
- 0010 = BDP is loading
- 0001 = Descriptor fetch request is pending
- 0000 = BDP is idle
- bit 17 START: DMA Start Status bit
  - 1 = DMA start has occurred
  - 0 = DMA start has not occurred

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	—	—	—	TRGSRC3<4:0>								
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	—	—	TRGSRC2<4:0>								
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	—	—	—	TRGSRC1<4:0>								
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	_	_	TRGSRC0<4:0>								

### REGISTER 28-17: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-29 Unimplemented: Read as '0'

- bit 28-24 TRGSRC3<4:0>: Trigger Source for Conversion of Analog Input AN3 Select bits
  - 11111 = Reserved . . 01101 = Reserved 01100 = Comparator 2 (COUT) 01011 = Comparator 1 (COUT) 01010 = OCMP5 01001 = OCMP3 01000 = OCMP1 00111 = TMR5 match 00100 = TMR3 match 00100 = TMR1 match 00100 = INT0 External interrupt 00011 = STRIG 00010 = Global level software trigger (GLSWTRG) 00001 = Global software edge Trigger (GSWTRG) 00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TRGSRC2<4:0>:** Trigger Source for Conversion of Analog Input AN2 Select bits See bits 28-24 for bit value definitions.
- bit 15-13 Unimplemented: Read as '0'
- bit 12-8 **TRGSRC1<4:0>:** Trigger Source for Conversion of Analog Input AN1 Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC0<4:0>:** Trigger Source for Conversion of Analog Input AN0 Select bits See bits 28-24 for bit value definitions.

# 32.1 Comparator Voltage Reference Control Registers

# TABLE 32-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess		0								Bits									<i>6</i>
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0500		31:16	—	—	—	_	—	-	—	—	—	—	—	-	—	—	—	—	0000
UEUU	CVRCON	15:0	ON	—	_	_	_	—	_	_	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.



### FIGURE 37-21: PARALLEL SLAVE PORT TIMING

АС СНИ	ARACTERI	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions
PS1	TdtV2wrH	Data In Valid before PMWR or PMCSx Inactive (setup time)	20			ns	_
PS2	TwrH2dtl	PMWR or PMCSx Inactive to Data-in Invalid (hold time)	40			ns	—
PS3	TrdL2dtV	PMRD and PMCSx Active to Data-out Valid			60	ns	_
PS4	TrdH2dtl	PMRD Active or PMCSx Inactive to Data-out Invalid	0	_	10	ns	_
PS5	Tcs	PMCSx Active Time	TPBCLK2 + 40			ns	—
PS6	TWR	PMWR Active Time	TPBCLK2 + 25			ns	_
PS7	Trd	PMRD Active Time	TPBCLK2 + 25			ns	_

## TABLE 37-42: PARALLEL SLAVE PORT REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.



# FIGURE 40-6: VoL – 12x DRIVER PINS





# **Revision C (March 2016)**

In this revision, the Preliminary status was removed from the document footer.

The revision also includes the following major changes, which are referenced by their respective chapter in Table C-2. In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE C-2:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
2.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	2.9.1.3 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" and Figure 2-5 were updated.
4.0 "Memory Organization"	The names of the Boot Flash Words were updated from BFxSEQ0 to BFxSEQ3 (see <b>4.1.1 "Boot Flash Sequence and Configuration Spaces"</b> ).
	The ABFxSEQx registers were removed from the Boot Flash Sequence and Configuration tables (see Table 4-2 and Table 4-3).
7.0 "CPU Exceptions and Interrupt Controller"	The Cache Error exception type was removed from the MIPS32 M-Class Microprocessor Core Exception Types (see Table 7-1).
8.0 "Oscillator Configuration"	The PLLODIV<2:0> bit value settings were updated in the SPLLCON register (see Register 8-3).
12.0 "I/O Ports"	The SIDL bit was removed from the CNCONx registers (see Table 12-4 through Table 12-21 and Register 12-3).
20.0 "Serial Quad Interface (SQI)"	The following bits were removed from the SQI1XCON1 register (see Table 20-1 and Register 20-1): DDRDATA, DDRDUMMY, DDRMODE, DDRADDR, and DDRCMD.
	The DDRMODE bit was removed from the SQI1CON register (see Table 20-1 and Register 20-4).
28.0 "12-bit High-Speed Successive Approximation	A note was added to the SELRES<1:0> bits in the ADCCON1 and ADCxTIME registers (see Register 28-1 and Register 28-27).
Register (SAR) Analog-to-Digital Converter (ADC)"	The ADCID<2:0 bit values were updated in the ADCFSTAT register (see Register 28-22).
34.0 "Special Features"	The bit value definitions for the POSCGAIN<1:0> and SOSCGAIN<1:0> bits were updated (see Register 34-3).
	The Device ADC Calibration Word (DEVADCx) register was added (see Table 34-5 and Register 34-13).