

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	DMA, WDT
Number of I/O	32
Program Memory Size	16КВ (4К х 32)
Program Memory Type	ROM
EEPROM Size	-
RAM Size	1K x 32
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5272vf66j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Orreada		Effective Address									
Opcode	<ea></ea>	Rn	(An)	(An)+	–(An)	(d16,An)	(d8,An,Xi*SF)	(xxx).wl	# <xxx></xxx>		
bclr	Dy, <ea></ea>	2(0/0)	4(1/1)	4(1/1)	4(1/1)	4(1/1)	5(1/1)	4(1/1)			
bclr	#imm, <ea></ea>	2(0/0)	4(1/1)	4(1/1)	4(1/1)	4(1/1)		_			
bset	Dy, <ea></ea>	2(0/0)	4(1/1)	4(1/1)	4(1/1)	4(1/1)	5(1/1)	4(1/1)			
bset	#imm, <ea></ea>	2(0/0)	4(1/1)	4(1/1)	4(1/1)	4(1/1)	_				
btst	Dy, <ea></ea>	1(0/0)	3(1/0)	3(1/0)	3(1/0)	3(1/0)	4(1/0)	3(1/0)			
btst	#imm, <ea></ea>	1(0/0)	3(1/0)	3(1/0)	3(1/0)	3(1/0)	—				
cmp.l	<ea>,Rx</ea>	1(0/0)	3(1/0)	3(1/0)	3(1/0)	3(1/0)	4(1/0)	3(1/0)	1(0/0)		
cmpi.l	#imm,Dx	1(0/0)		_	_	_	—				
divs.w	<ea>,Dx</ea>	20(0/0)	23(1/0)	23(1/0)	23(1/0)	23(1/0)	24(1/0)	23(1/0)	20(0/0)		
divu.w	<ea>,Dx</ea>	20(0/0)	23(1/0)	23(1/0)	23(1/0)	23(1/0)	24(1/0)	23(1/0)	20(0/0)		
divs.l	<ea>,Dx</ea>	35(0/0)	38(1/0)	38(1/0)	38(1/0)	38(1/0)	—	_			
divu.l	<ea>,Dx</ea>	35(0/0)	38(1/0)	38(1/0)	38(1/0)	38(1/0)	—				
eor.l	Dy, <ea></ea>	1(0/0)	3(1/1)	3(1/1)	3(1/1)	3(1/1)	4(1/1)	3(1/1)			
eori.l	#imm,Dx	1(0/0)		_	_	_	—				
lea	<ea>,Ax</ea>	_	1(0/0)	_	_	1(0/0)	2(0/0)	1(0/0)			
lsl.l	<ea>,Dx</ea>	1(0/0)			_	—	_		1(0/0)		
lsr.l	<ea>,Dx</ea>	1(0/0)			_	_	_		1(0/0)		
mac.w	Ry,Rx	1(0/0)		_	_	_	—				
mac.l	Ry,Rx	3(0/0)			_	—	_				
msac.w	Ry,Rx	1(0/0)				_	_				
msac.l	Ry,Rx	3(0/0)	—	—	_	_	—	_	_		
mac.w	Ry,Rx,ea,Rw	_	3(1/0)	3(1/0)	3(1/0)	3(1/0)	—				
mac.l	Ry,Rx,ea,Rw	—	5(1/0)	5(1/0)	5(1/0)	5(1/0)	—	_			
moveq	#imm,Dx	_		_	_	_	—		1(0/0)		
msac.w	Ry,Rx,ea,Rw	_	3(1/0)	3(1/0)	3(1/0)	3(1/0)	—				
msac.l	Ry,Rx,ea,Rw	—	5(1/0)	5(1/0)	5(1/0)	5(1/0)	—	_			
muls.w	<ea>,Dx</ea>	4(0/0)	6(1/0)	6(1/0)	6(1/0)	6(1/0)	7(1/0)	6(1/0)	4(0/0)		
mulu.w	<ea>,Dx</ea>	4(0/0)	6(1/0)	6(1/0)	6(1/0)	6(1/0)	8(1/0)	6(1/0)	4(0/0)		
muls.l	<ea>,Dx</ea>	6(0/0)	8(1/0)	8(1/0)	8(1/0)	8(1/0)	—	—			
mulu.l	<ea>,Dx</ea>	6(0/0)	8(1/0)	8(1/0)	8(1/0)	8(1/0)	—	—	—		
or.l	<ea>,Rx</ea>	1(0/0)	3(1/0)	3(1/0)	3(1/0)	3(1/0)	4(1/0)	3(1/0)	1(0/0)		
or.l	Dy, <ea></ea>	—	3(1/1)	3(1/1)	3(1/1)	3(1/1)	4(1/1)	3(1/1)	—		
or.l	#imm,Dx	1(0/0)	—	—	—	—	—	—	—		
rems.l	<ea>,Dx</ea>	35(0/0)	38(1/0)	38(1/0)	38(1/0)	38(1/0)	—	—			
remu.l	<ea>,Dx</ea>	35(0/0)	38(1/0)	38(1/0)	38(1/0)	38(1/0)		—	—		
sub.l	<ea>,Rx</ea>	1(0/0)	3(1/0)	3(1/0)	3(1/0)	3(1/0)	4(1/0)	3(1/0)	1(0/0)		

Table 2-14. Two-Operand Instruction Execution Times (continued)

Opcode	(00)				Ef	fective Add	ress		
Opcode	<ea></ea>	Rn	(An)	(An)+	–(An)	(d16,An)	(d8,An,Xi*SF)	(xxx).wl	# <xxx></xxx>
sub.l	Dy, <ea></ea>	—	3(1/1)	3(1/1)	3(1/1)	3(1/1)	4(1/1)	3(1/1)	—
subi.l	#imm,Dx	1(0/0)	_	—	_	—	—		—
subq.l	#imm, <ea></ea>	1(0/0)	3(1/1)	3(1/1)	3(1/1)	3(1/1)	4(1/1)	3(1/1)	—
subx.l	Dy,Dx	1(0/0)		—	_	—	—	_	

Table 2-14. Two-Operand Instruction Execution Times (continued)

### 2.7.4 Miscellaneous Instruction Execution Times

Table 2-15 lists timings for miscellaneous instructions.

Oreada			Effective Address						
Opcode	<ea></ea>	Rn	(An)	(An)+	–(An)	(d16,An)	(d8,An,Xi*SF)	(xxx).wl	# <xxx></xxx>
cpushl	(Ax)	—	11(0/1)	—	—	—			_
link.w	Ay,#imm	2(0/1)	—	—	—	—	—	—	—
move.w	CCR,Dx	1(0/0)	—	—	—	—	—	—	—
move.w	<ea>,CCR</ea>	1(0/0)	—	—	_	—		—	1(0/0)
move.w	SR,Dx	1(0/0)	—	—	_	—	—	—	—
move.w	<ea>,SR</ea>	7(0/0)	—	—	—	—		—	7(0/0)
movec	Ry,Rc	9(0/1)	—	—	_	—		—	_
movem.l <sup>1</sup>	<ea>,&amp;list</ea>	—	1+n(n/0)	—	—	1+n(n/0)	—	—	—
movem.l	&list, <ea></ea>	—	1+n(0/n)	—	—	1+n(0/n)		—	—
nop		3(0/0)	—	—	—	—		—	—
pea	<ea></ea>	—	2(0/1)	—	_	2(0/1) <sup>2</sup>	3(0/1) <sup>3</sup>	2(0/1)	—
pulse		1(0/0)	—	—	—	—		—	—
stop	#imm	—	—		_	—		—	3(0/0) <sup>4</sup>
trap	#imm	—	—	—	—	—	—	—	15(1/2)
trapf		1(0/0)	—	—	—	—	—	—	—
trapf.w		1(0/0)	—	—	—	—		—	—
trapf.I		1(0/0)	—	—	_	—		—	_
unlk	Ax	2(1/0)	—	—	—	—	—	—	—
wddata.l	<ea></ea>		3(1/0)	3(1/0)	3(1/0)	3(1/0)	4(1/0)	3(1/0)	—
wdebug.l	<ea></ea>		5(2/0)	—	—	5(2/0)	—	—	

### Table 2-15. Miscellaneous Instruction Execution Times

<sup>1</sup> n is the number of registers moved by the MOVEM opcode.

 $^2$  PEA execution times are the same for (d16,PC).

<sup>3</sup> PEA execution times are the same for (d8,PC,Xi\*SF).

<sup>4</sup> The execution time for STOP is the time required until the processor begins sampling continuously for interrupts.



# 4.2 Local Memory Registers

Table 4-1 lists the local memory registers. Note the following:

- Addresses not assigned to the register and undefined register bits are reserved. Write accesses to these bits have no effect; read accesses return zeros.
- The reset value column indicates the register initial value at reset. Uninitialized fields may contain random values after reset.

Address (using MOVEC)	Name	Width	Description	Reset Value
0x002	CACR	32	Cache control register	0x0000
0x004	ACR0	32	Access control register 0	0x0000
0x005	ACR1	32	Access control register 1	0x0000
0xC00	ROMBAR	32	ROM base address register	Uninitialized (except V = 0)
0xC04	RAMBAR	32	SRAM base address register	Uninitialized (except V = 0)

Table 4-1. Memory Map of Instruction Cache Registers

# 4.3 SRAM Overview

The SRAM module has the following features:

- 4-Kbyte SRAM, organized as 1K x 32 bits
- Single-cycle access
- Physically located on the ColdFire core's high-speed local bus
- Byte, word, longword address capabilities
- Programmable memory mapping

### 4.3.1 SRAM Operation

The SRAM module provides a general-purpose memory block the ColdFire core can access in a single cycle. The location of the memory block can be set to any 4-Kbyte address boundary within the 4-Gbyte address space. The memory is ideal for storing critical code or data structures or for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

Section 4.1, "Interactions Between Local Memory Modules," describes priorities when an access address hits multiple local memory resources.

# 4.3.2 SRAM Programming Model

The MCF5272 implements the SRAM base address register (RAMBAR), shown in Figure 4-1 and described in the following section.



Debug Data

(DDATA[3:0])

(PST[3:0])

Processor Status

#### 5.2 Signal Description

Table 5-1 describes debug module signals. All ColdFire debug signals are unidirectional and related to a rising edge of the processor core's clock signal. The standard 26-pin debug connector is shown in Section 5.8, "Freescale-Recommended BDM Pinout."


Signal	Description
Development Serial Clock (DSCLK)	Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising CLKIN edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is 1/5 the processor status clock (PSTCLK) speed. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.
Development Serial Input (DSI)	Internally synchronized input that provides data input for the serial communication port to the debug module.
Development Serial Output (DSO)	Provides serial output communication for debug module responses. DSO is registered internally.
Breakpoint (BKPT)	Input used to request a manual breakpoint. Assertion of $\overline{\text{BKPT}}$ puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status signals (PST[3:0]) as the value 0xF.
Processor Status Clock (PSTCLK)	Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. See Figure 5-2. PSTCLK indicates when the development system should sample PST and DDATA values.

#### Table 5-1. Debug Module Signals

Figure 5-2 shows PSTCLK timing with respect to PST and DDATA.

DDATA. These signals are updated each processor cycle.

current bus transfer. The PST value is updated each processor cycle.



These output signals display the register breakpoint status as a default, or optionally, captured address

and operand values. The capturing of data values is controlled by the setting of the CSR. Additionally, execution of the WDDATA instruction by the processor captures operands which are displayed on

These output signals report the processor status. Table 5-2 shows the encoding of these signals. These

outputs indicate the current status of the processor pipeline and, as a result, are not related to the

Figure 5-2. PSTCLK Timing



### 5.5.3.2 Command Sequence Diagrams

The command sequence diagram in Figure 5-16 shows serial bus traffic for commands. Each bubble represents a 17-bit bus transfer. The top half of each bubble indicates the data the development system sends to the debug module; the bottom half indicates the debug module's response to the previous development system commands. Command and result transactions overlap to minimize latency.




Figure 5-16. Command Sequence Diagram

The sequence is as follows:

- In cycle 1, the development system command is issued (READ in this example). The debug module responds with either the low-order results of the previous command or a command complete status of the previous command, if no results are required.
- In cycle 2, the development system supplies the high-order 16 address bits. The debug module returns a not-ready response unless the received command is decoded as unimplemented, which is indicated by the illegal command encoding. If this occurs, the development system should retransmit the command.

### NOTE

A not-ready response can be ignored except during a memory-referencing cycle. Otherwise, the debug module can accept a new serial transfer after 32 processor clock periods.



# Chapter 6 System Integration Module (SIM)

This chapter provides detailed operation information regarding the system integration module (SIM). It describes the SIM programming model, bus arbitration, power management, and system-protection functions for the MCF5272.

# 6.1 Features

The SIM, shown in Figure 6-1, provides overall control of the bus and serves as the interface between the ColdFire core processor complex and the internal peripheral devices.




Figure 6-1. SIM Block Diagram



Chapter 2, "ColdFire Core." Pending interrupts from external sources (INT[6:1]) can be cleared using the ICRs.

For an interrupt to be successfully processed, stack RAM must be available. A programmable chip select is often used for the RAM, in which case, the RAM is not immediately available at startup. Thus, no interrupts are recognized until PIVR is initialized. The RAM chip select and system stack should be set up before this initialization.

If more than one interrupt source has the same interrupt priority level (IPL), the interrupt controller daisy chains the interrupts with the priority order following the bit placement in the PIWR, with  $\overline{\text{INT1}}$  having the highest priority and SWTO having the lowest priority, as shown in Figure 7-8.

### 7.2.1 Interrupt Controller Registers

This section describes the registers associated with the interrupt controller. Table 7-2 gives the nomenclature used for the interrupt and power management registers.

Mnemonic or Portion Thereof	Description
INT1, INT2, INT3, INT4, INT5, INT6	External interrupt signals 1–6.
TMR0, TMR1, TMR2, TMR3	Timers 3–0 from timer module
USB0, USB1, USB2, USB3, USB4, USB5, USB6, USB7	USB endpoint 0–7
UART1, UART2	UART1, UART2 modules
PLIP	PLIC 2-KHz periodic interrupt, 2B+D data
PLIA	PLIC asynchronous and maintenance channels interrupt
DMA	DMA controller interrupt
ETx	Ethernet module transmit data interrupt
ERx	Ethernet module receive data interrupt
ENTC	Ethernet module non-time-critical interrupt
QSPI	Queued serial peripheral interface
IPL2, IPL1, IPL0	Interrupt priority level bits 2–0
PI	Pending interrupt
PDN	Power down enable
₩К	Wakeup enable
SWTO	Software watchdog timer time out

### Table 7-2. Interrupt and Power Management Register Mnemonics



#### Universal Serial Bus (USB)

However, to reduce power consumption, USB\_VDD may be left unconnected if either of the following is true:

- The USB module is not used.
- An external transceiver is used.

### 12.2.1.2 Clock Generator

The USB module requires two clock inputs; the system clock and a 48-MHz data clock. The data clock source is selectable between the USB\_ExtCLK pin or the system clock. The clock generator automatically uses the external clock as the data clock if it detects the presence of a clock signal on the USB\_CLK pin during system reset. This automatic selection can be overridden by setting bit USBEPCTL0[CLK\_SEL], . If a clock signal is not present on USB\_CLK, the clock generator uses the system clock.

### NOTE

In all cases, the system clock must be at least 24-MHz for the USB module to function properly. If the system clock is used for the USB data clock, the system clock frequency must be 48-MHz.

### 12.2.1.3 USB Control Logic

The control logic performs the following functions:

- For transmitted data:
  - Packet creation
  - Parallel-to-serial conversion
  - CRC generation
  - NRZI encoding
  - Bit stuffing
- For received data:
  - Sync detection
  - Packet identification
  - End-of-packet detection
  - Serial-to-parallel conversion
  - CRC validation
  - NRZI decoding
  - Bit unstuffing
- For error detection:
  - Bad CRC
  - Timeout waiting for end-of-packet
  - Bit stuffing violations

Device Request	USB Request Processor Action
get_status	Returns the current status of the specified device, endpoint or interface. No user notification is provided, no user action required.
set_address	Loads the specified address into USBFAR. The control logic begins responding to the new address once the status stage of the request completes successfully. No user notification is provided unless debug mode is enabled.
set_configuration	Reads the configuration RAM. If the configuration is cleared, the USB module is placed into the unconfigured state. If a valid configuration is selected, the appropriate endpoint controllers are activated. An invalid configuration number or error in the configuration descriptor causes the USB module to return a STALL response to the host. The user is notified when this request completes successfully and must initialize the active endpoint controllers.
set_descriptor	Not supported. Returns request error.
set_feature	Sets the specified feature. Remote wakeup and endpoint halt are the only features defined in the USB Specification, Revision 1.0. If the specified feature is remote wakeup, the USB enables the remote wakeup functionality. If the specified feature is endpoint halt, the USB request processor halts the selected endpoint. A halted endpoint returns a STALL response to any requests.
set_interface	Allows the host to select an alternate setting for the specified interface. If a valid alternate setting is selected, the appropriate endpoint controllers are activated. The user is notified upon successful completion of this request and must reinitialize the affected endpoint controllers. NOTE: The user must read the descriptor structure to determine which endpoints correspond to a given interface.
sync_frame	Passed to the user as a vendor specific request.

### Table 12-1. USB Device Requests (continued)



Universal Serial Bus (USB)

### 12.3.2.8 USB Specification Number Register (SPECR)

Figure 12-11 shows the USB specification number register.

_	15 4	3		0
Field	SPEC		MRN	
Reset	0001_0001_0000_0001			
R/W	Read			
Addr	MBAR + 0x1022			

### Figure 12-11. USB Specification Number Register (SPECR)


Table 12-9 lists field descriptions for the USB specification number register.

### Table 12-9. SPECR Field Descriptions

Bits	Name	Descriptions
15–4	SPEC	USB specification release number. This field identifies the release of the USB Specification that the device complies with. The USB Specification Release Number is in binary-coded decimal (BCD) format.
3–0	MRN	Module revision number.

### 12.3.2.9 USB Endpoint 0 Status Register (EP0SR)

Figure 12-12 shows the USB endpoint 0 status register. Only written via the standard SET\_CONFIGURATION request by the host.



### Figure 12-12. USB Endpoint 0 Status Register (EP0SR)

Table 12-10 lists field descriptions the USB endpoint 0 status register.

Table 12-10. EP0SR Field Descriptions

Bits	Name	Descriptions
15–12	CONFIG	Current configuration number. Indicates which configuration is active. Receiving a SET_CONFIGURATION USB standard device request sets the active configuration. A configuration setting of 0 means that the device is unconfigured. Valid only when EPISR0[DEV_CFG] is set
11	WAKE_ST	<ul> <li>Remote wakeup status. Indicates whether the USB module has been enabled to generate remote wakeup resume signaling.</li> <li>1 Enabled. The USB host has issued the SET_FEATURE request with the Remote wakeup feature selector set.</li> <li>0 Disabled. The USB host has issued the CLEAR_FEATURE request with the remote wakeup feature selector set, or has not set this feature since a USB or system reset has occurred.</li> </ul>
10–3		Reserved, should be cleared.



# Chapter 14 Queued Serial Peripheral Interface (QSPI) Module

This chapter describes the queued serial peripheral interface (QSPI) module. Following a feature-set overview is a description of operation including details of the QSPI's internal RAM organization. The chapter concludes with the programming model and a timing diagram.

# 14.1 Overview

The queued serial peripheral interface module provides a serial peripheral interface with queued transfer capability. It allows users to enqueue up to 16 transfers at once, eliminating CPU intervention between transfers. Transfer RAMs in the QSPI are indirectly accessible using address and data registers.

Functionality is very similar, but not identical, to the QSPI portion of the QSM (queued serial module) implemented in the MC68332.

## 14.2 Features

- Programmable queue to support up to 16 transfers without user intervention
- Supports transfer sizes of 8 to 16 bits in 1-bit increments
- Four peripheral chip-select lines for control of up to 15 devices
- Baud rates from 129.4 Kbps to 16.5 Mbps at 66 MHz
- Programmable delays before and after transfers
- Programmable clock phase and polarity
- Supports wraparound mode for continuous transfers

# 14.3 Module Description

The QSPI module communicates with the integrated ColdFire CPU using internal memory mapped registers located starting at MBAR + 0xA0. See also Section 14.5, "Programming Model." A block diagram of the QSPI module is shown in Figure 14-1.



Bits	Name	Description
1	FFULL	<ul> <li>FIFO full. This bit is equivalent to URF[FULL].</li> <li>0 The FIFO is not full but may hold unread characters.</li> <li>1 A character was received and the receiver FIFO is now full. Any characters received when the FIFO is full are lost.</li> </ul>
0	RxRDY	Receiver ready 0 The CPU has read the receiver buffer and no characters remain in the FIFO after this read. 1 One or more characters were received and are waiting in the receiver buffer FIFO.

#### Table 16-4. USRn Field Descriptions (continued)

### 16.3.4 UART Clock-Select Registers (UCSRn)

The UART clock-select registers (UCSR*n*) select an external clock on the URT\_CLK input (divided by 1 or 16) or a prescaled CLKIN as the clocking source for the transmitter and receiver. See Section 16.5.1, "Transmitter/Receiver Clock Source." The transmitter and receiver can use different clock sources. To use CLKIN for both, set UCSR*n* to 0xDD.




Figure 16-5. UART Clock-Select Registers (UCSRn)

Table 16-5 describes UCSRn fields.

### Table 16-5. UCSRn Field Descriptions

Bits	Name	Description
7–4	RCS	Receiver clock select. Selects the clock source for the receiver channel. 1101 Prescaled CLKIN 1110 URT_CLK divided by 16 1111 URT_CLK
3–0	TCS	Transmitter clock select. Selects the clock source for the transmitter channel. 1101 Prescaled CLKIN 1110 URT_CLK divided by 16 1111 URT_CLK






Figure 16-11. UART Interrupt Status/Mask Registers (UISR n/UIMR n)

Table 16-9 describes UISR*n* and UIMR*n* fields.

#### Table 16-9. UISRn/UIMRn Field Descriptions

Bits	Name	Description
7	COS	Change-of-state. 0 UIPCR <i>n</i> [COS] is not selected. 1 Change-of-state occurred on CTS and was programmed in UACR <i>n</i> [IEC] to cause an interrupt.
6	ABC	<ul> <li>Autobaud calculation.</li> <li>Autobaud is disabled or is waiting for the first receiver character.</li> <li>The baud rate has been calculated and loaded into the clock source divider (UDU<i>n</i> and UDL<i>n</i>).</li> <li>After being set, this bit is cleared by writing to UCR<i>n</i>[ENAB].</li> </ul>
5	RxFIFO	<ul> <li>Receiver FIFO status. After being set, this bit is cleared by reading URB<i>n</i>.</li> <li>0 FIFO status indication is disabled or the receiver status has not changed.</li> <li>1 The receiver status has changed as programmed in URF<i>n</i>[RXS].</li> </ul>
4	TxFIFOTransmitter FIFO status. After being set, this bit is cleared by writing UTBn.0FIFO status indication is disabled or the transmitter status has not changed.1The transmitter status has changed as programmed in UTFn[TXS].	
3	RxFTO	<ul> <li>Receiver FIFO timeout.</li> <li>0 No receiver FIFO timeout. This bit is cleared by reading all remaining data in the receiver FIFO, by receiving another character into the FIFO, or if the receiver is disabled. The count to timeout is restarted when RxFTO is cleared.</li> <li>1 The receiver FIFO has timed out at 64 baud with unread data below the FIFO fullness level.</li> </ul>
2	DB	<ul> <li>Delta break.</li> <li>0 No new break-change condition to report. Section 16.3.5, "UART Command Registers (UCRn)," describes the RESET BREAK-CHANGE INTERRUPT command.</li> <li>1 The receiver detected the beginning or end of a received break.</li> </ul>
1	FFULL/R xRDY	RxRDY (receiver ready) if UMR1 <i>n</i> [FFULL/RxRDY] = 0; FIFO full (FFULL) if UMR1 <i>n</i> [FFULL/RxRDY] = 1. Duplicate of USR <i>n</i> [FFULL/RxRDY].
into the transmitter holding register when TxRDY = 0 are not sent		<ul> <li>Transmitter ready. This bit is the duplication of USR<i>n</i>[TxRDY].</li> <li>The transmitter holding register was loaded by the CPU or the transmitter is disabled. Characters loaded into the transmitter holding register when TxRDY = 0 are not sent.</li> <li>The transmitter holding register is empty and ready to be loaded with a character.</li> </ul>



General Purpose I/O Module

Bits	Name	Description
31–30	PBCNT15	Configure pin P10 00 PB15 01 E_MDC 1x Reserved
29–28	PBCNT14	Configure pin L9 00 PB14 01 E_RxER 1x Reserved
27–26	PBCNT13	Configure pin M9 00 PB13 01 E_RxD1 1 <i>x</i> Reserved
25–24	PBCNT12	Configure pin N9 00 PB12 01 E_RxD2 1x Reserved
23–22	PBCNT11	Configure pin P9 00 PB11 01 E_RxD3 10 Reserved 11 Reserved
21–20	PBCNT10	Configure pin L8 00 PB10 01 E_TxD1 1x Reserved
19–18	PBCNT9	Configure pin M8 00 PB9 01 E_TxD2 1x Reserved
17–16	PBCNT8	Configure pin N8 00 PB8 01 E_TxD3 1x Reserved
15–14	PBCNT7	Configure pin M6 00 PB7 01 TOUT0 1 <i>x</i> Reserved
13–12	PBCNT6	Configure pin G4 00 PB6 01 Reserved 1 <i>x</i> Reserved
11–10	PBCNT5	Configure pin F3 00 PB5 01 TA 1 <i>x</i> Reserved

### Table 17-5. PBCNT Field Descriptions



General Purpose I/O Module

# 17.3 Data Direction Registers


These registers are used to program GPIO port signals as inputs or outputs. The data direction bit for any line is ignored unless that line is configured for general purpose I/O in the appropriate control register. If a GPIO line changes from an input to an output, the initial data on that pin is the last data written to the latch by the corresponding data register.

At system reset, these register bits are all cleared, configuring all port I/O lines as general purpose inputs. Bootstrap software must write an appropriate value into the data direction register to configure GPIO port signals as outputs. When these registers are first written, any internal pullups on the corresponding I/O pins are disabled.

A detailed description is provided only for data direction register A (PADDR). The control bits in all three registers operate in the same manner.

# 17.3.1 Port A Data Direction Register (PADDR)

The PADDR determines the signal direction of each parallel port pin programmed as a GPIO port in the PACNT.




### Figure 17-4. Port A Data Direction Register (PADDR)

### Table 17-9. PADDR Field Descriptions

Bits	Name	Description
15–0		<ul><li>Data direction bits. Each data direction bit selects the direction of the signal as follows:</li><li>0 Signal is defined as an input.</li><li>1 Signal is defined as an output.</li></ul>

### 17.3.2 Port B Data Direction Register (PBDDR)

The PBDDR determines the signal direction of each parallel port pin programmed as a GPIO port in the PBCNT.



### Figure 17-5. Port B Data Direction Register (PBDDR)



General Purpose I/O Module



Mechanical Data

# 22.2 Package Dimensions

Figure 22-2 shows MCF5272 package dimensions.

Figure 22-2. 196 MAPBGA Package Dimensions (Case No. 1128A-01)



Buffering and Impedance Matching




Figure B-1. Buffering and Termination



programming model, 18-2 width register, 18-4

### Q

**OSPI** address register, 14-14 baud rate selection, 14-6 command RAM bit description, 14-15 data register, 14-14 delay register, 14-11 interrupt, 14-13 mode register, 14-9 module description, 14-1 operation, 14-3 overview and features, 14-1 programming example, 14-16 model, 14-9 RAM command, 14-6 model, 14-4 receive, 14-5 transmit, 14-6 slave bus interface, 14-3 transfer data, 14-8 delays, 14-7 length, 14-8 wrap register, 14-12

### R

RAM OSPI command bit description, 14-15 USB configuration, 12-28, 12-30 RAM base address registers, 2-9 RAMBAR overview, 4-3 power management programming, 4-4 Read/write, bus, 20-2 Registers A0-A6, 2-5 A7, 2-5 AATR, 5-7 ABLR/ABHR, 5-6, 5-9 access control, 2-9, 4-14 activate low-power, 6-10 address, 2-5 address (A0 - A6), 2-5 ALPR, 6-10 B2 data transmit, 13-17 BI data receive, 13-15 cache configuration, 2-9 cache control, 4-12

CACR, 2-9 CCR, 2-6 chip select base, 8-3 general, 8-2 option, 8-5 condition code, 2-6, 2-6 condition code (CCR), 2-6 **CSBR**, 8-3 CSOR, 8-5 CSR, 5-10 D data receive, 13-16 D0-D7, 2-5 data, 2-5 data breakpoint/mask, 5-12 data D0 - D7, 2-5 DBCR, 10-6 D-Channel request, 13-32 DDAR, 10-6 debug attribute trigger, 5-7 descriptor active, 11-15 device identification, 6-11 DIR, 10-4 DMA byte count, 10-6 controller, 10-2 destination address, 10-6 interrupt, 10-4 mode, 10-2 sourse address, 10-5 DMR, 10-2 DSAR, 10-5 Ethernet control, 11-11 FIFO receive bound, 11-19 receive start, 11-20 transmit start, 11-22 GCI C/I channel transmit status, 13-30 monitor channel transmit abort, 13-26 **GPIO** control port, 17-2-17-8 data, 17-11 data direction, 17-10 hash table high, 11-28 low, 11-29 IDCODE, 6-11 integer data formats in, 2-10 interrupt event, 11-12 mask, 11-13 vector status, 11-14 interrupt controller pending and mask, 7-5, 7-5



mode, 15-3 reference, 15-4 TMR, 15-3 transmit control, 11-25 descriptor active, 11-16 FIFO watermark, 11-21 trigger definition, 5-14 TRR, 15-4 UACR, 16-12 UART modules, 16-2-16-18 UCR, 16-9 UCSR, 16-8 UDU/UDL, 16-14, 16-14, 16-15, 16-16 UIP, 16-17 UIPCR, 16-11 UISR, 16-12 USB access, 12-30 alternate settings, 12-12 endpoint control, 12-17-12-20 data, 12-27 data present, 12-28 interrupt mask, 12-26 status interrupt, 12-25 frame number, 12-9 function address, 12-11 USB general, 12-9-12-28 VB, 2-8 vector base, 2-8, 2-8 WAREG/WDREG, 5-23 watchdog counter, 6-13 event, 6-13 interrupt reference, 6-12 WCR, 6-13 WCREG, 5-31 **WDMREG**, 5-33 WER, 6-13 WIRR, 6-12 write control, 5-31 write debug module, 5-33 Reset instruction cache, 4-10 ROM base address register, 4-5 operation, 4-5 overview, 4-5 programming model, 4-5 ROMBAR overview, 4-5 power management programming, 4-6

### S

SDCR, 9-12 **SDRAM** auto initialization, 9-9 banks, page hits, page misses, 9-6 configuration register, 9-6 controller signals, 9-1 devices interface, 9-4 interface, 9-14 performance, 9-10 power-down and self-refresh, 9-9 read accesses, 9-15 refresh timing, 9-20 registers, 9-6 solving timing issues, 9-12 timing register, 9-8 write accesses, 9-18 Serial management channel timing, 23-20 Signals bus control, 19-20-19-23 bypass, 19-22 chip selects, 19-19 clear-to-send, 19-25 CPU clock and reset, 19-23 CPU external clock, 19-23 DRESETEN, 19-23 Ethernet module, 19-27-19-29 Hi-Z, 19-22 output enable/read, 19-20 PWM module, 19-29 read/write. 19-21 receive serial data input, 19-25 request to send, 19-25 reset output, 19-23 timer module, 19-27, 19-27 transfer acknowledge, 19-22 transmit serial data output, 19-24 USB receive data negative, 19-25 receive serial data input, 19-25 Rx data output, 19-26 suspend driver, 19-26 transmit data negative, 19-26 transmit serial data output, 19-25 transmitter output enable, 19-26 USB\_CLK, 19-26 USB\_D+ and USB\_D-, 19-26 wake-on-ring, 19-26 SIM overview, 1-5 programming model, 6-2 register memory map, 6-2 Software watchdog timer, 6-11 SRAM