



Welcome to E-XFL.COM

### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

### Details

Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, SSI, SCI
Clock Rate	100MHz
Non-Volatile Memory	ROM (576B)
On-Chip RAM	24kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spakxc309ag100a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Signal Name	Туре	State During Reset <sup>1,2</sup>	Signal Description
HA0	Input	Ignored Input	<b>Host Address Input 0</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
HAS/HAS	Input		Host Address Strobe—When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		<b>Port B 8</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA1	Input	Ignored Input	<b>Host Address Input 1</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input		<b>Host Address 8</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
PB9	Input or Output		<b>Port B 9</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA2	Input	Ignored Input	<b>Host Address Input 2</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
HA9	Input		<b>Host Address 9</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
PB10	Input or Output		<b>Port B 10</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HCS/HCS	Input	Ignored Input	<b>Host Chip Select</b> —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable but is configured active-low (HCS) after reset.
HA10	Input		<b>Host Address 10</b> —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input or Output		<b>Port B 13</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.

 Table 1-11.
 Host Interface (Continued)

No. Characteristics	Symbol	100 MHz		
NO.	Gharacteristics	Symbol	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum.	Ef	0	100.0
2	<ul> <li>EXTAL input high<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>	ET <sub>H</sub>	4.67 ns 4.25 ns	∞ 157.0 μs
3	<ul> <li>EXTAL input low<sup>1, 2</sup></li> <li>With PLL disabled (46.7%–53.3% duty cycle<sup>6</sup>)</li> <li>With PLL enabled (42.5%–57.5% duty cycle<sup>6</sup>)</li> </ul>	ΕΤ <sub>L</sub>	4.67 ns 4.25 ns	∞ 157.0 μs
4	EXTAL cycle time <sup>2</sup> <ul> <li>With PLL disabled</li> <li>With PLL enabled</li> </ul>	ΕΤ <sub>C</sub>	10.00 ns 10.00 ns	∞ 273.1 μs
5	Internal clock change from EXTAL fall with PLL disabled		4.3 ns	11.0 ns
6	6a.Internal clock rising edge from EXTAL rising edge with PLL enabled0.0 ns1.8 $(MF = 1 \text{ or } 2 \text{ or } 4, PDF = 1, Ef > 15 MHz)^{3,5}$ 0.0 ns1.8			
	b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF $\leq$ 4, PDF $\neq$ 1, Ef / PDF > 15 MHz)^{3,5}		0.0 ns	1.8 ns
7	7Instruction cycle time = $I_{CYC} = T_C^4$ $I_{CYC}$ (see Table 2-4) (46.7%-53.3% duty cycle)20.0 ns•With PLL disabled•With PLL enabled10.00 ns8.53			
Notes	<ol> <li>Measured at 50 percent of the input transition.</li> <li>The maximum value for PLL enabled is given for minimum VCC maximum MF.</li> <li>Periodically sampled and not 100 percent tested.</li> <li>The maximum value for PLL enabled is given for minimum VCC The skew is not guaranteed for any other MF value.</li> <li>The indicated duty cycle is for the specified maximum frequency clock high or low time required for correction operation, however frequencies; therefore, when a lower clock frequency is used, the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low to the specified duty cycle as long as the minimum high time and low tothe specified duty cycle as long as the minimum high time and l</li></ol>	frequency ( frequency a for which a r, remains th e signal syn ime required	(see <b>Table 2-4</b> and maximum part is rated. T he same at low nmetry may va ments are met	I) and DF. The minimum ver operating ary from the

Table 2-5. Clock Operation

# 2.6.3 Phase Lock Loop (PLL) Characteristics

### Table 2-6. PLL Characteristics

Characteristics	100	MHz	Unit		
Gharacteristics	Min	Мах	Unit		
Voltage Controlled Oscillator (VCO) frequency when PLL enabled (MF $\times$ E_f $\times$ 2/PDF)	30	200	MHz		
PLL external capacitor (PCAP pin to $V_{CCP}$ ) ( $C_{PCAP}^{1}$ ) • @ MF $\leq 4$ • @ MF > 4	(580 × MF) – 100 830 × MF	(780 × MF) – 140 1470 × MF	pF pF		
<b>Note:</b> C <sub>PCAP</sub> is the value of the PLL capacitor (connected between the PCAP pin and V <sub>CCP</sub> ) computed using the appropriate expression listed above.					



Figure 2-5. External Fast Interrupt Timing



Figure 2-16. DRAM Page Mode Read Accesses



Figure 2-17. DRAM Out-of-Page Wait State Selection Guide

No	Characteristics	Symbol	Expression <sup>3</sup>	100 MHz		Unit
NO.	Gharacteristics	Symbol	Expression	Min	Max	Unit
157	Random read or write cycle time	t <sub>RC</sub>	$12 \times T_{C}$	120.0		ns
158	RAS assertion to data valid (read)	t <sub>RAC</sub>	$6.25 imes T_{C} - 7.0$	_	55.5	ns
159	CAS assertion to data valid (read)	t <sub>CAC</sub>	$3.75  imes T_C - 7.0$	—	30.5	ns
160	Column address valid to data valid (read)	t <sub>AA</sub>	$4.5  imes T_C - 7.0$	—	38.0	ns
161	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0		ns
162	RAS deassertion to RAS assertion	t <sub>RP</sub>	$4.25 \times T_C - 4.0$	38.5		ns
163	RAS assertion pulse width	t <sub>RAS</sub>	$7.75  imes T_{C} - 4.0$	73.5		ns
164	CAS assertion to RAS deassertion	t <sub>RSH</sub>	$5.25  imes T_C - 4.0$	48.5		ns
165	RAS assertion to CAS deassertion	t <sub>CSH</sub>	$6.25  imes T_C - 4.0$	58.5		ns
166	CAS assertion pulse width	t <sub>CAS</sub>	$3.75  imes T_C - 4.0$	33.5		ns
167	RAS assertion to CAS assertion	t <sub>RCD</sub>	$2.5  imes T_{C} \pm 4.0$	21.0	29.0	ns
168	RAS assertion to column address valid	t <sub>RAD</sub>	$1.75  imes T_{C} \pm 4.0$	13.5	21.5	ns
169	CAS deassertion to RAS assertion	t <sub>CRP</sub>	$5.75  imes T_{C} - 4.0$	53.5		ns
170	CAS deassertion pulse width	t <sub>CP</sub>	$4.25  imes T_C - 6.0$	36.5		ns

Table 2-11.	DRAM Out-of-Page	and Refresh Timings,	Eleven Wait States <sup>1,2</sup>
-------------	------------------	----------------------	-----------------------------------

![](_page_6_Figure_1.jpeg)

![](_page_6_Figure_2.jpeg)

Figure 2-20. DRAM Refresh Access

### 2.6.5.3 Synchronous Timings

N -	Characteristics	<b>F</b>	100 MHz		1114		
NO.	Characteristics	Expression	Min	Мах	Unit		
198	CLKOUT high to address, and AA valid <sup>6</sup>	$0.25 \times T_{C} + 4.0$	_	6.5	ns		
199	CLKOUT high to address, and AA invalid <sup>6</sup>	$0.25  imes T_C$	2.5	_	ns		
200	TA valid to CLKOUT high (set-up time)		4.0	_	ns		
201	CLKOUT high to $\overline{TA}$ invalid (hold time)		0.0	_	ns		
202	CLKOUT high to data out active	$0.25  imes T_C$	2.5		ns		
203	CLKOUT high to data out valid	$0.25  imes T_{C}$ + 4.0		6.5	ns		
204	CLKOUT high to data out invalid	$0.25  imes T_C$	2.5	_	ns		
205	CLKOUT high to data out high impedance	$0.25 \times T_{C}$	_	2.5	ns		
206	Data in valid to CLKOUT high (set-up)		4.0	_	ns		
207	CLKOUT high to data in invalid (hold)		0.0	_	ns		
208	CLKOUT high to $\overline{RD}$ assertion	maximum: $0.75 \times T_{C}$ + 2.5	6.7	10.0	ns		
209	CLKOUT high to $\overline{RD}$ deassertion		0.0	4.0	ns		
210	CLKOUT high to $\overline{\rm WR}$ assertion <sup>2</sup>	maximum: $0.5 \times T_{C} + 4.3$ for WS = 1 or WS $\ge 4$	5.0	9.3	ns		
		for $2 \le WS \le 3$	0.0	4.3	ns		
211	CLKOUT high to WR deassertion		0.0	3.8	ns		
Notes:	<ol> <li>Notes:         <ol> <li>Use external bus synchronous timings only for reference to the clock and <i>not</i> for relative timings.</li> <li>Synchronous Bus Arbitration is not recommended. Use Asynchronous mode whenever possible.</li> <li>WS is the number of wait states specified in the BCR.</li> <li>If WS &gt; 1, WR assertion refers to the next rising edge of CLKOUT.</li> <li>Use the expression to compute the maximum or minimum value listed, as appropriate. For timing 210, the minimum is an absolute value.</li> <li>T198 and T199 are valid for Address Trace mode if the ATE bit in the Operating Mode Register is set. when this mode is enabled, use the status of BR (See T212) to determine whether the access referenced by AI0–171 is internal or external</li> </ol> </li> </ol>						

 Table 2-13.
 External Bus Synchronous Timings<sup>1,2</sup>

### 2.6.5.4 Arbitration Timings

N -	Characteristics	<b>F</b> 2	100	11		
NO.	Characteristics	Expression-	Min	Max	Unit	
212	CLKOUT high to $\overline{\text{BR}}$ assertion/deassertion <sup>3</sup>		0.0	4.0	ns	
213	BG asserted/deasserted to CLKOUT high (setup)		4.0	_	ns	
214	CLKOUT high to $\overline{\text{BG}}$ deasserted/asserted (hold)		0.0		ns	
215	BB deassertion to CLKOUT high (input set-up)		4.0		ns	
216	CLKOUT high to $\overline{\text{BB}}$ assertion (input hold)		0.0		ns	
217	CLKOUT high to $\overline{\text{BB}}$ assertion (output)		0.0	4.0	ns	
218	CLKOUT high to $\overline{\text{BB}}$ deassertion (output)		0.0	4.0	ns	
219	$\overline{\text{BB}}$ high to $\overline{\text{BB}}$ high impedance (output)		—	4.5	ns	
220	CLKOUT high to address and controls active	$0.25 \times T_C$	2.5		ns	
221	CLKOUT high to address and controls high impedance	$0.75  imes T_{C}$	—	7.5	ns	
222	CLKOUT high to AA active	$0.25 \times T_{C}$	2.5	_	ns	
223	CLKOUT high to AA deassertion	maximum: $0.25 \times T_{C} + 4.0$	2.0	6.5	ns	
224	CLKOUT high to AA high impedance	$0.75 \times T_{C}$	—	7.5	ns	
Notes:	<ol> <li>Synchronous Bus Arbitration is not recommended. Use Asynchronous mode whenever possible.</li> <li>An expression is used to compute the maximum or minimum value listed, as appropriate. For timing 223, the minimum is an absolute value.</li> <li>T212 is valid for Address Trace mode when the ATE bit in the Operating Mode Register is set. BR is deasserted for internal accesses and asserted for external accesses.</li> </ol>					

 Table 2-14.
 Arbitration Bus Timings<sup>1</sup>

### 2.6.5.5 Asynchronous Bus Arbitration Timings

No	Characteristics		Expression <sup>3</sup>	100 MHz <sup>4</sup>		Unit
NO.			Expression	Min	Max	Unit
250	BB ass	ertion window from $\overline{BG}$ input deassertion <sup>5</sup>	2.5 × Tc + 5	_	30	ns
251	Delay from BB assertion to BG assertion <sup>5</sup>		2 × Tc + 5	25	_	ns
Notes	<ol> <li>Bit 13 in the Operating Mode Register must be set to enter</li> <li>If Asynchronous Arbitration mode is active, none of the tim</li> <li>An expression is used to compute the maximum or minimu</li> <li>Asynchronous Arbitration mode is recommended for opera</li> <li>In order to guarantee timings 250, and 251, BG inputs must devices on the same bus in the non-overlap manner show</li> </ol>		Asynchronous Arbit ings in <b>Table 2-14</b> is im value listed, as ap tion at 100 MHz. st be asserted to diffe n in <b>Figure 2-26</b> .	ration mo requirec propriate erent DSI	ode. I. e. P56300	

 Table 2-15.
 Asynchronous Bus Timings<sup>1, 2</sup>

![](_page_9_Figure_4.jpeg)

Figure 2-26. Asynchronous Bus Arbitration Timing

The asynchronous bus arbitration is enabled by internal synchronization circuits on  $\overline{BG}$  and  $\overline{BB}$  inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a DSP56300 part may assume mastership and assert  $\overline{BB}$ , for some time after  $\overline{BG}$  is deasserted. This is the reason for timing 250.

Once  $\overline{BB}$  is asserted, there is a synchronization delay from  $\overline{BB}$  assertion to the time this assertion is exposed to other DSP56300 components that are potential masters on the same bus. If  $\overline{BG}$  input is asserted before that time, and  $\overline{BG}$  is asserted and  $\overline{BB}$  is deasserted, another DSP56300 component may assume mastership at the same time. Therefore, some non-overlap period between one  $\overline{BG}$  input active to another  $\overline{BG}$  input active is required. Timing 251 ensures that overlaps are avoided.

## 2.6.7 SCI Timing

Na	Characteristics <sup>1</sup>	Symbol		100 MHz		11		
NO.	Characteristics	Symbol	Expression	Min	Max	Unit		
400	Synchronous clock cycle	t <sub>SCC</sub> <sup>2</sup>	$8 \times T_C$	53.3	_	ns		
401	Clock low period		t <sub>SCC</sub> /2 - 10.0	16.7	—	ns		
402	Clock high period		t <sub>SCC</sub> /2 - 10.0	16.7	_	ns		
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} - 17.0$	8.0	_	ns		
404	Output data hold after clock rising edge (internal clock)		$t_{SCC}/4-0.5\times T_{C}$	15.0	_	ns		
405	Input data setup time before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} + 25.0$	50.0	_	ns		
406	Input data not valid before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} - 5.5$	_	19.5	ns		
407	Clock falling edge to output data valid (external clock)			_	32.0	ns		
408	Output data hold after clock rising edge (external clock)		T <sub>C</sub> + 8.0	18.0	_	ns		
409	Input data setup time before clock rising edge (external clock)			0.0	_	ns		
410	Input data hold time after clock rising edge (external clock)			9.0	_	ns		
411	Asynchronous clock cycle	t <sub>ACC</sub> <sup>3</sup>	$64  imes T_C$	640.0	_	ns		
412	Clock low period		t <sub>ACC</sub> /2 - 10.0	310.0	_	ns		
413	Clock high period		t <sub>ACC</sub> /2 - 10.0	310.0	_	ns		
414	Output data setup to clock rising edge (internal clock)		t <sub>ACC</sub> /2 - 30.0	290.0	_	ns		
415	Output data hold after clock rising edge (internal clock)		t <sub>ACC</sub> /2 - 30.0	290.0	_	ns		
Notes	Notes: 1. $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}; T_J = -40^{\circ}\text{C}$ to +100 °C, $C_L = 50 \text{ pF}$ . 2. $t_{SCC} =$ synchronous clock cycle time (for internal clock, $t_{SCC}$ is determined by the SCI clock control register and $T_C$ ).							

Table 2-17. SCI Timings

t<sub>ACC</sub> = asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, t<sub>ACC</sub> is determined by the SCI clock control register and T<sub>C</sub>).
 An expression is used to compute the number listed as the minimum or maximum value as appropriate.

### 2.6.10 GPIO Timing

Table 2-20.	GPIO	Timing
-------------	------	--------

No	Characteristics	Expression	100 MHz		Unit
NO.	Gharacteristics	Expression	Min	Max	onic
490	CLKOUT edge to GPIO out valid (GPIO out delay time)		—	8.5	ns
491	CLKOUT edge to GPIO out not valid (GPIO out hold time)		0.0	—	ns
492	GPIO In valid to CLKOUT edge (GPIO in set-up time)		8.5	—	ns
493	CLKOUT edge to GPIO in not valid (GPIO in hold time)		0.0	—	ns
494	Fetch to CLKOUT edge before GPIO change	Minimum: $6.75 \times T_{C}$	67.5	—	ns
Note:	$V_{CC}$ = 3.3 V ± 0.3 V; T <sub>J</sub> = -40°C to +100 °C, C <sub>L</sub> = 50 pF				

![](_page_11_Figure_4.jpeg)

Fetch the instruction MOVE X0, X:(R0); X0 contains the new value of GPIO and R0 contains the address of the GPIO data register.

Figure 2-43. GPIO Timing

![](_page_12_Figure_1.jpeg)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
A1	Not Connected (NC), reserved	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23 C3 TCK		тск	D14	V <sub>CCD</sub>
A7	V <sub>CCD</sub> C4		MODA/IRQA	E1	STD0 or PC5
A8	D19	C5	MODC/IRQC	E2	V <sub>CCS</sub>
A9	D16	C6	D22	E3	SRD0 or PC4
A10	D14	C7	V <sub>CCQ</sub>	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	C9	V <sub>CCD</sub>	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V <sub>CCD</sub>	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
B3	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
B6	D21	D3	DE	E14	D0
B7	D20	D4	GND	F1	RXD or PE0
B8	D17	D5	GND	F2	SC10 or PD0
B9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND

 Table 3-3.
 DSP56303 MAP-BGA Signal Identification by Pin Number

Signal Name		Signal Name	Pin No.	Signal Name	Pin No.
A0	N14	BG	P13	D7	A13
A1	M13	BR	N11	D8	B12
A10	H13	CAS	N8	D9	A12
A11	H14	CLKOUT	M9	DE	D3
A12	G14	D0	E14	EXTAL	M8
A13	G12	D1	D12	GND	D4
A14	F13	D10	B11	GND	D5
A15	F14	D11	A11	GND	D6
A16	E13	D12	C10	GND	D7
A17	E12	D13	B10	GND	D8
A2	M14	D14	A10	GND	D9
A3	L13	D15	B9	GND	D10
A4	L14	D16	A9	GND	D11
A5	K13	D17	B8	GND	E4
A6	K14	D18	C8	GND	E5
A7	J13	D19	A8	GND	E6
A8	J12	D2	D13	GND	E7
A9	J14	D20	B7	GND	E8
AA0	N13	D21	B6	GND	E9
AA1	P12	D22	C6	GND	E10
AA2	P7	D23	A6	GND	E11
AA3	N7	D3	C13	GND	F4
BB	P11	D4	C14	GND	F5
BCLK	M10	D5	B13	GND	F6
BCLK	N10	D6	C12	GND	F7

me

## 3.5 MAP-BGA Package Mechanical Drawing

![](_page_15_Figure_2.jpeg)

CASE 1128C-01 ISSUE O

DATE 07/28/98

Figure 3-6. DSP56303 Mechanical Information, 196-pin MAP-BGA Package

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case.
- If the temperature of the package case  $(T_T)$  is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation  $(T_J T_T)/P_D$ .

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

## 4.2 Electrical Design Considerations

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{CC}$ ).

;-----EQUATES for Serial Communications Interface (SCI) ; ;------Register Addresses ; M\_STXH EQU \$FFFF97 ; SCI Transmit Data Register (high) M\_STXM EQU \$FFFF96 ; SCI Transmit Data Register (middle) M\_STXL EQU \$FFFF95 ; SCI Transmit Data Register (low) M\_SRXH EQU \$FFFF99 ; SCI Receive Data Register (middle) M\_SRXM EQU \$FFFF99 ; SCI Receive Data Register (middle) M\_STXA EQU \$FFFF98 ; SCI Receive Data Register (low) M\_STXA EQU \$FFFF94 ; SCI Receive Data Register (low) M\_STXA EQU \$FFFF94 ; SCI Transmit Address Register M\_SCR EQU \$FFFF95 ; SCI Control Register M\_SSR EQU \$FFFF93 ; SCI Status Register M\_SCCR EQU \$FFFF98 ; SCI Clock Control Register ; SCI Control Register Bit Flags M WDS EOU \$7 ; Word Select Mask (WDS0-WDS3) M\_WDS0 EQU 0 M\_WDS1 EQU 1 ; Word Select 0
; Word Select 1 ; Word Select 0 ; Word Select 1 ; Word Select 2 ; SCI Shift Direction M WDS2 EOU 2 M\_SSFTD EQU 3 ; SCI Shift Direction ; Send Break ; Wakeup Mode Select ; Receiver Wakeup Enable ; Wired-OR Mode Select ; SCI Receiver Enable ; SCI Transmitter Enable ; SCI Transmitter Enable ; SCI Receive Interrupt Enable ; SCI Transmit Interrupt Enable ; Timer Interrupt Enable M\_SBK EQU 4 \_\_\_\_ BQU 4 M\_WAKE EQU 5 M\_RWU EQU 6 M\_WOMS EQU 7 M\_SCRE EQU 8 M\_SCTE EQU 9 M\_ILIE EQU 10 M\_SCRIE EQU 11 M\_SCRIE EQU 11 M\_SCTIE EQU 12 M\_TMIE EQU 13 M\_TIR EQU 14 ; SCI Transmit Intern ; Timer Interrupt Enak ; Timer Interrupt Rate ; Timer Interrupt Enable M\_SCKP EQU 15 ; SCI Clock Polarity M\_REIE EQU 16 ; SCI Error Interrupt Enable (REIE) SCI Status Register Bit Flags M\_TRNE EQU 0 ; Transmitter Empty ; Transmit Data Register Empty ; Receive Data Register Full M\_TDRE EQU 1 M\_RDRF EQU 2 M\_IDLE EQU 3 ; Idle Line Flag M\_OR EQU 4 ; Overrun Error Flag M\_PE EQU 5 ; Parity Error M FE EOU 6 ; Framing Error Flag M R8 EOU 7 ; Received Bit 8 (R8) Address SCI Clock Control Register ; M CD EOU SFFF ; Clock Divider Mask (CD0-CD11) ; Clock Out Divider M\_COD EQU 12 M\_SCP EQU 13 M\_RCM EQU 14 ; Clock Prescaler ; Receive Clock Mode Source Bit M TCM EOU 15 ; Transmit Clock Source Bit ;------EQUATES for Synchronous Serial Interface (SSI) ;-----Register Addresses Of SSI0 M\_TX00 EQU \$FFFFBC ; SSI0 Transmit Data Register 0 M\_TX01 EQU \$FFFFBB ; SSI0 Transmit Data Register 1 M\_TX02 EQU \$FFFFBA ; SSI0 Transmit Data Register 2 M\_TSR0 EQU \$FFFFB9 ; SSI0 Time Slot Register M\_RX0 EQU \$FFFFB8 ; SSI0 Receive Data Register M\_SSISRÕ EQU \$FFFFB7 ; SSIO Status Register M\_SSISRO EQU \$FFFFB7 ; SSIO Status Register M\_CRB0 EQU \$FFFFB6 ; SSIO Control Register B M\_CRA0 EQU \$FFFFB5 ; SSIO Control Register A M\_TSMA0 EQU \$FFFFB4 ; SSIO Transmit Slot Mask Register B M\_RSMA0 EQU \$FFFFB2 ; SSIO Receive Slot Mask Register A M\_RSMB0 EQU \$FFFFB1 ; SSIO Receive Slot Mask Register B

M\_DDR2 EQU \$FFFFE6 ; DMA2 Destination Address Register M\_DCO2 EQU \$FFFFE5 ; DMA2 Counter M\_DCR2 EQU \$FFFFE4 ; DMA2 Control Register Register Addresses Of DMA4 M\_DSR3 EQU \$FFFFE3 ; DMA3 Source Address Register M\_DDR3 EQU \$FFFFE2 ; DMA3 Destination Address Register M\_DCO3 EQU \$FFFFE1 ; DMA3 Counter M\_DCR3 EQU \$FFFFE0 ; DMA3 Control Register ; Register Addresses Of DMA4 M\_DSR4 EQU \$FFFFDF ; DMA4 Source Address Register M\_DDR4 EQU \$FFFFDE ; DMA4 Destination Address Register M\_DCO4 EQU \$FFFFDD ; DMA4 Counter M\_DCR4 EQU \$FFFFDC ; DMA4 Control Register ; Register Addresses Of DMA5 M DSR5 EOU \$FFFFDB ; DMA5 Source Address Register M\_DDR5 EQU \$FFFFDA ; DMA5 Destination Address Register M\_DCO5 EQU \$FFFFD9 ; DMA5 Counter M\_DCR5 EQU \$FFFFD8 ; DMA5 Control Register DMA Control Register M\_DSS EQU \$3 ; DMA Source Space Mask (DSS0-Dss1) M\_DSS0 EQU 0 ; DMA Source Memory space 0 M\_DSS1 EQU 1 ; DMA Source Memory space 1 M\_DDS EQU \$C ; DMA Destination Space Mask (DDS-DDS1) M\_DDS0 EQU 2 ; DMA Destination Memory Space 0 M\_DDS1 EQU 3 ; DMA Destination Memory Space 1 M\_DAM EQU \$3f0 ; DMA Address Mode Mask (DAM5-DAM0) M\_DAMO EQU 4 ; DMA Address Mode 0 M\_DAM1 EQU 5 ; DMA Address Mode 1 M\_DAM2 EQU 6 ; DMA Address Mode 2 M\_DAM3 EQU 7 ; DMA Address Mode 3 M\_DAM4 EQU 8 ; DMA Address Mode 4 M\_DAM5 EQU 9 ; DMA Address Mode 5 M\_D3D EQU 10 ; DMA Three Dimensional Mode M\_DRS EQU \$F800; DMA Request Source Mask (DRS0-DRS4) M\_DCON EQU 16 ; DMA Continuous Mode M\_DPR EQU \$60000; DMA Channel Priority M\_DPRO EQU 17 ; DMA Channel Priority Level (low) M\_DPR1 EQU 18 ; DMA Channel Priority Level (high) M\_DTM EQU \$380000; DMA Transfer Mode Mask (DTM2-DTM0) M\_DTM0 EQU 19 ; DMA Transfer Mode 0 M\_DTM1 EQU 20 ; DMA Transfer Mode 1 M\_DTM2 EQU 21 ; DMA Transfer Mode 2 M\_DIE EQU 22 ; DMA Interrupt Enable bit M\_DE EQŨ 23 ; DMA Channel Enable bit DMA Status Register M\_DTD EQU \$3F ; Channel Transfer Done Status MASK (DTD0-DTD5) M\_DTD0 EQU 0 ; DMA Channel Transfer Done Status 0 M\_DTD1 EQU 1 ; DMA Channel Transfer Done Status 1 M\_DTD2 EQU 2 ; DMA Channel Transfer Done Status 2 M\_DTD3 EQU 3 ; DMA Channel Transfer Done Status 3 M\_DTD4 EQU 4 ; DMA Channel Transfer Done Status 4 M\_DTD5 EQU 5 ; DMA Channel Transfer Done Status 5 M\_DACT EQU 8 ; DMA Active State M\_DCM EQU 8 ; DMA Active State M\_DCH EQU \$E00; DMA Active Channel Mask (DCH0-DCH2) M\_DCH0 EQU 9 ; DMA Active Channel 0 M\_DCH1 EQU 10 ; DMA Active Channel 1 M\_DCH2 EQU 11 ; DMA Active Channel 2 ;-----EQUATES for Enhanced Filter Co-Processor (EFCOP) ;-----M\_FDIR EQU SFFFFB0 ; EFCOP Data Input Register ; EFCOP Data Output Register \$FFFFB1 M FDOR EOU ; EFCOP K-Constant Register ; EFCOP Filter Counter M FKIR \$FFFFB2 EOU SFFFFB3 M FCNT EOU ; EFCOP Control Status Register ; EFCOP ALU Control Register \$FFFFB4 M FCSR EOU M\_FACR SFFFFB5 EOU

```
$FFFFB6
$FFFFB7
$FFFF50
                   $FFFFB6; EFCOP Data Base Address$FFFFB7; EFCOP Coefficient Base Address$FFFFB8; EFCOP Decimation/Channel Register
M FDBA
          EQU
M_FCBA
          EQU
M FDCH
          EOU
;------
         EQUATES for Phase Locked Loop (PLL)
;------
;
         Register Addresses Of PLL
M_PCTL EQU $FFFFFD
                             ; PLL Control Register
         PLL Control Register
;
M_MF EQU $FFF : Multiplication Factor Bits Mask (MF0-MF11)
M_DF EQU $7000 ; Division Factor Bits Mask (DF0-DF2)
M_XTLR EQU 15 ; XTAL Range select bit
M_XTLD EQU 16 ; XTAL Disable Bit
M_PSTP EQU 17 ; STOP Processing State Bit
M_PEN EQU 18 ; PLL Enable Bit
M_PCOD EQU 19 ; PLL Clock Output Disable Bit
M_PD EQU $F00000; PreDivider Factor Bits Mask (PD0-PD3)
;-----
         EQUATES for BIU
;
;
         Register Addresses Of BIU
M_BCR EQU $FFFFFB; Bus Control Register
M_DCR EQU $FFFFFA; DRAM Control Register
M_AAR0 EQU $FFFFF9; Address Attribute Register 0
M_AAR1 EQU $FFFFF8; Address Attribute Register 1
M_AAR2 EQU $FFFFF7; Address Attribute Register 2
M_AAR3 EQU $FFFFF6; Address Attribute Register 3
M_IDR EQU $FFFFF5 ; ID Register
         Bus Control Register
M_BA0W EQU $1F ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA1W EQU $3E0; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA2W EQU $1C00; Area 2 Wait Control Mask (BA2W0-BA2W2)
M_BA3W EQU $E000; Area 3 Wait Control Mask (BA3W0-BA3W3)
M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BBS EQU 21 ; Bus State
M_BLH EQU 22 ; Bus Lock Hold
M BRH EOU 23
                ; Bus Request Hold
;
        DRAM Control Register
M_BCW EQU $3 ; In Page Wait States Bits Mask (BCW0-BCW1)
M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE EQU 11 ; Page Logic Enable
M_BME EQU 12 ; Mastership Enable
M_BRE EQU 13 ; Refresh Enable
M_BSTR EQU 14 ; Software Triggered Refresh
M_BRF EQU $7F8000; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRP EQU 23 ; Refresh prescaler
         Address Attribute Registers
M_BAT EQU $3
                ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1)
                ; Address Attribute Pin Polarity
M_BAAP EQU 2
                ; Program Space Enable
; X Data Space Enable
; Y Data Space Enable
M_BPEN EQU 3
M_BXEN EQU 4
M_BYEN EQU 5
M_BAM EQU 6 ; Address Muxing
M_BPAC EQU 7 ; Packing Enable
M_BNC EQU $F00 ; Number of Address Bits to Compare Mask (BNC0-BNC3)
M_BAC EQU $FFF000; Address to Compare Bits Mask (BAC0-BAC11)
```

### **Ordering Information**

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Order Number
DSP56303	3.3 V I/O	Thin Quad Flat Pack (TQFP)	144	100	DSP56303PV100
		Molded Array Process-Ball Grid Array (MAP-BGA)	196	100	DSP56303VF100

### HOW TO REACH US:

#### USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

#### JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

#### ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

#### **TECHNICAL INFORMATION CENTER:**

1-800-521-6274

### HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

![](_page_20_Picture_16.jpeg)

Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. OnCE and digital dna are trademarks of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. © Motorola, Inc. 1996, 2002