E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 15x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-b-qfn24 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information



Figure 2.1. EFM8SB2 Part Numbering

All EFM8SB2 family members have the following features:

- CIP-51 Core running up to 25 MHz
- Three Internal Oscillators (24.5 MHz, 20 MHz, and 16 kHz)
- SMBus / I2C
- 2 x SPI
- UART
- 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- · 2 Analog Comparators
- 6-bit programmable current reference
- · 10-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- Low-current 32 kHz oscillator and Real Time Clock
- 16-bit CRC Unit
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8SB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-------------------------|----------------------|-------------|------------------------------|--------------|----------------------|-----------------------------|----------------------|---------|
| EFM8SB20F64G-B-QFN32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F64G-B-QFP32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F64G-B-QFN24 | 64 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |
| EFM8SB20F32G-B-QFN32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F32G-B-QFP32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F32G-B-QFN24 | 32 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|--|---|
| Normal | Core and all peripherals clocked and fully operational | _ | _ |
| Idle | Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and digital peripherals halted Internal oscillators disabled Code resumes execution on wake event | Switch SYSCLK to HFOSC0 or LPOSC0 Set SUSPEND bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |
| Stop | All internal power nets shut down Pins retain state Exit on any reset source | Set STOP bit in PCON0 | Any reset source |
| Sleep | Most internal power nets shut down Select circuits remain powered Pins retain state All RAM and SFRs retain state Code resumes execution on wake event | Disable unused ana- log peripherals Set SLEEP bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 24 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each pin.
- · Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- · Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to +/- 10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to +/- 2% over supply and temperature corners.
- External RTC 32 kHz crystal.
- · External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 22 external inputs.
- Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- · Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- · Includes an internal 1.65 V fast-settling reference and support for external reference.
- Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - Capacitive Sense Comparator output.
 - VDD.
 - VDD divided by 2.
 - Internal connection to LDO output.
 - Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

| Table | 4.9. | ADC |
|-------|------|-----|
| | | |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---------------------|-------------------------------------|------|-------|----------------------|--------|
| Resolution | N _{bits} | | | 10 | | Bits |
| Throughput Rate | f _S | | _ | _ | 300 | ksps |
| Tracking Time | t _{TRK} | | 1.5 | — | _ | μs |
| Power-On Time | t _{PWR} | | 1.5 | — | — | μs |
| SAR Clock Frequency | f _{SAR} | High Speed Mode, | — | — | 8.33 | MHz |
| Conversion Time | T _{CNV} | | 13 | — | — | Clocks |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | _ | 30 | _ | pF |
| | | Gain = 0.5 | — | 28 | _ | pF |
| Input Pin Capacitance | C _{IN} | | _ | 20 | _ | pF |
| Input Mux Impedance | R _{MUX} | | — | 5 | - | kΩ |
| Voltage Reference Range | V _{REF} | | 1 | _ | V _{DD} | V |
| Input Voltage Range ¹ | V _{IN} | Gain = 1 | 0 | _ | V _{REF} | V |
| | | Gain = 0.5 | 0 | _ | 2 x V _{REF} | V |
| Power Supply Rejection Ratio | PSRR _{ADC} | Internal High Speed VREF | — | 67 | _ | dB |
| | | External VREF | _ | 74 | _ | dB |
| DC Performance | | · | | | | |
| Integral Nonlinearity | INL | | — | ±0.5 | ±1 | LSB |
| Differential Nonlinearity (Guaran- teed Monotonic) | DNL | | _ | ±0.5 | ±1 | LSB |
| Offset Error | E _{OFF} | VREF = 1.65 V | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | _ | 0.004 | _ | LSB/°C |
| Slope Error | E _M | | — | ±0.06 | ±0.24 | % |
| Dynamic Performance 10 kHz Sir | e Wave Inp | ut 1dB below full scale, Max throug | hput | 1 | 1 | |
| Signal-to-Noise | SNR | | 54 | 58 | - | dB |
| Signal-to-Noise Plus Distortion | SNDR | | 54 | 58 | _ | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | | _ | -73 | _ | dB |
| Spurious-Free Dynamic Range | SFDR | | _ | 75 | - | dB |
| Note: | | | | | | |

1. Absolute input pin voltage is limited by the $V_{\mbox{DD}}$ supply.

4.1.12 Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--------------------------------|--------------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 | t _{RESP0} | +100 mV Differential | _ | 130 | _ | ns |
| (Highest Speed) | | –100 mV Differential | | 200 | _ | ns |
| Response Time, CPMD = 11 (Low- | t _{RESP3} | +100 mV Differential | _ | 1.75 | _ | μs |
| est Power) | | –100 mV Differential | | 6.2 | _ | μs |
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | | 0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYP = 01 | | 8 | | mV |
| | | CPHYP = 10 | | 16 | | mV |
| | | CPHYP = 11 | | 32 | _ | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | | -0.4 | | mV |
| Mode 0 (CPMD = 00) | | CPHYN = 01 | | -8 | _ | mV |
| | | CPHYN = 10 | _ | -16 | _ | mV |
| | | CPHYN = 11 | | -32 | _ | mV |
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | _ | 0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYP = 01 | _ | 6 | _ | mV |
| | | CPHYP = 10 | _ | 12 | _ | mV |
| | | CPHYP = 11 | _ | 24 | _ | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | _ | -0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYN = 01 | _ | -6 | _ | mV |
| | | CPHYN = 10 | _ | -12 | _ | mV |
| | | CPHYN = 11 | _ | -24 | _ | mV |
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | _ | 0.7 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYP = 01 | _ | 4.5 | _ | mV |
| | | CPHYP = 10 | _ | 9 | _ | mV |
| | | CPHYP = 11 | _ | 18 | _ | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | _ | -0.6 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYN = 01 | _ | -4.5 | _ | mV |
| | | CPHYN = 10 | _ | -9 | _ | mV |
| | | CPHYN = 11 | _ | -18 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYP = 01 | _ | 4 | _ | mV |
| | | CPHYP = 10 | _ | 8 | _ | mV |
| | | CPHYP = 11 | | 16 | _ | mV |

Table 4.12. Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------|--------------------|------------------------|-------|------|-----------------------|-------|
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -1.5 | — | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | — | -4 | — | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP–) | V _{IN} | | -0.25 | _ | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | | 12 | _ | pF |
| Common-Mode Rejection Ratio | CMRR _{CP} | | | 70 | _ | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | — | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | — | 3.5 | — | µV/°C |

4.1.13 Programmable Current Reference (IREF0)

| Table 4.13. | Programmable | Current Reference | (IREF0) |
|-------------|--------------|--------------------------|---------|
|-------------|--------------|--------------------------|---------|

| Parameter | Symbol | Conditions | Min | Тур | Max | Units | | |
|---|---------------------|-------------------------------|-----|-------|-----------------------|-------|--|--|
| Static Performance | | | | | | | | |
| Resolution | N _{bits} | | | 6 | | bits | | |
| Output Compliance Range | V _{IOUT} | Low Power Mode, Source | 0 | | V _{DD} - 0.4 | V | | |
| | | High Current Mode, Source | 0 | | V _{DD} – 0.8 | V | | |
| | | Low Power Mode, Sink | 0.3 | | V _{DD} | V | | |
| | | High Current Mode, Sink | 0.8 | _ | V _{DD} | V | | |
| Integral Nonlinearity | INL | | _ | <±0.2 | ±1.0 | LSB | | |
| Differential Nonlinearity | DNL | | — | <±0.2 | ±1.0 | LSB | | |
| Offset Error | E _{OFF} | | — | <±0.1 | ±0.5 | LSB | | |
| Full Scale Error | E _{FS} | Low Power Mode, Source | _ | | ±5 | % | | |
| | | High Current Mode, Source | — | — | ±6 | % | | |
| | | Low Power Mode, Sink | — | _ | ±8 | % | | |
| | | High Current Mode, Sink | — | _ | ±8 | % | | |
| Absolute Current Error | E _{ABS} | Low Power Mode Sourcing 20 µA | _ | <±1 | ±3 | % | | |
| Dynamic Performance | | | | | | | | |
| Output Settling Time to 1/2 LSB | t _{SETTLE} | | _ | 300 | _ | ns | | |
| Startup Time | t _{PWR} | | — | 1 | _ | μs | | |
| Note: 1. The PCA block may be used to improve IREF0 resolution by PWMing the two LSBs. | | | | | | | | |

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application note, "AN203: 8-bit MCU Printed Circuit Board Design Notes", contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

6. Pin Definitions

6.1 EFM8SB2x-QFN32 Pin Definitions



Figure 6.1. EFM8SB2x-QFN32 Pinout

| Table 6.1. | Pin Definitions | for EFM8SB2x-0 | QFN32 |
|------------|------------------------|----------------|-------|
|------------|------------------------|----------------|-------|

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|--------------------|---------------------|---------------------------------|------------------|
| 1 | N/C | No Connection | | | |
| 2 | GND | Ground | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | N/C | No Connection | | | |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|--------|----------|---------------------|---------------------|---------------------------------|------------------|
| Number | | | | | |
| 5 | N/C | No Connection | | | |
| 6 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 7 | P2.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 8 | P2.6 | Multifunction I/O | Yes | EMIF_WRb | ADC0.22 |
| | | | | | CMP0P.11 |
| | | | | | CMP1P.11 |
| 9 | XTAL4 | RTC Crystal | | | XTAL4 |
| 10 | XTAL3 | RTC Crystal | | | XTAL3 |
| 11 | P2.5 | Multifunction I/O | Yes | EMIF_RDb | ADC0.21 |
| | | | | | CMP0N.10 |
| | | | | | CMP1N.10 |
| 12 | P2.4 | Multifunction I/O | Yes | EMIF_ALE | ADC0.20 |
| | | | | | CMP0P.10 |
| | | | | | CMP1P.10 |
| 13 | P2.3 | Multifunction I/O | Yes | EMIF_A11 | ADC0.19 |
| | | | | | CMP0N.9 |
| | | | | | CMP1N.9 |
| 14 | P2.2 | Multifunction I/O | Yes | EMIF_A10 | ADC0.18 |
| | | | | | CMP0P.9 |
| | | | | | CMP1P.9 |
| 15 | P2.1 | Multifunction I/O | Yes | EMIF_A9 | ADC0.17 |
| | | | | | CMP0N.8 |
| | | | | | CMP1N.8 |
| 16 | P2.0 | Multifunction I/O | Yes | EMIF_A8 | ADC0.16 |
| | | | | | CMP0P.8 |
| | | | | | CMP1P.8 |
| 17 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 |
| | | | | EMIF_AD7 | CMP0N.7 |
| | | | | | CMP1N.7 |
| 18 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 |
| | | | | EMIF_AD6 | CMP0P.7 |
| | | | | | CMP1P.7 |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions | | | | | |
|--------|----------|-------------------|---------------------|--------------------|------------------|--|--|--|--|--|
| Number | | | | | | | | | | |
| 19 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 | | | | | |
| | | | | EMIF_AD5 | CMP0N.6 | | | | | |
| | | | | | CMP1N.6 | | | | | |
| 20 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 | | | | | |
| | | | | EMIF_AD4 | CMP0P.6 | | | | | |
| | | | | | CMP1P.6 | | | | | |
| 21 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 | | | | | |
| | | | | SPI1_NSS | CMP0N.5 | | | | | |
| | | | | EMIF_AD3 | CMP1N.5 | | | | | |
| 22 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 | | | | | |
| | | | | SPI1_MOSI | CMP0P.5 | | | | | |
| | | | | EMIF_AD2 | CMP1P.5 | | | | | |
| 23 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 | | | | | |
| | | | | SPI1_MISO | CMP0N.4 | | | | | |
| | | | | EMIF_AD1 | CMP1N.4 | | | | | |
| 24 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 | | | | | |
| | | | | SPI1_SCK | CMP0P.4 | | | | | |
| | | | | EMIF_AD0 | CMP1P.4 | | | | | |
| 25 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.7 | | | | | |
| | | | | INT0.7 | IREF0 | | | | | |
| | | | | INT1.7 | CMP0N.3 | | | | | |
| | | | | | CMP1N.3 | | | | | |
| 26 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.6 | | | | | |
| | | | | CNVSTR | CMP0P.3 | | | | | |
| | | | | INT0.6 | CMP1P.3 | | | | | |
| | | | | INT1.6 | | | | | | |
| 27 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.5 | | | | | |
| | | | | INT0.5 | CMP0N.2 | | | | | |
| | | | | INT1.5 | CMP1N.2 | | | | | |
| 28 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.4 | | | | | |
| | | | | INT0.4 | CMP0P.2 | | | | | |
| | | | | INT1.4 | CMP1P.2 | | | | | |
| 29 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | ADC0.3 | | | | | |
| | | | | EXTCLK | XTAL2 | | | | | |
| | | | | INT0.3 | CMP0N.1 | | | | | |
| | | | | INT1.3 | CMP1N.1 | | | | | |





Table 6.3. Pin Definitions for EFM8SB2x-QFP32

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|---------------------|---------------------|--------------------|------------------|
| Number | | | | Functions | |
| 1 | N/C | No Connection | | | |
| 2 | GND | Ground | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | N/C | No Connection | | | |
| 5 | N/C | No Connection | | | |
| 6 | RSTb / | Active-low Reset / | | | |
| | С2СК | C2 Debug Clock | | | |
| 7 | P2.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions | | | | | |
|--------|----------|-------------------|---------------------|---------------------------------|------------------|--|--|--|--|--|
| Number | | | | | | | | | | |
| 8 | P2.6 | Multifunction I/O | Yes | EMIF_WRb | ADC0.22 | | | | | |
| | | | | | CMP0P.11 | | | | | |
| | | | | | CMP1P.11 | | | | | |
| 9 | XTAL4 | RTC Crystal | | | XTAL4 | | | | | |
| 10 | XTAL3 | RTC Crystal | | | XTAL3 | | | | | |
| 11 | P2.5 | Multifunction I/O | Yes | EMIF_RDb | ADC0.21 | | | | | |
| | | | | | CMP0N.10 | | | | | |
| | | | | | CMP1N.10 | | | | | |
| 12 | P2.4 | Multifunction I/O | Yes | EMIF_ALE | ADC0.20 | | | | | |
| | | | | | CMP0P.10 | | | | | |
| | | | | | CMP1P.10 | | | | | |
| 13 | P2.3 | Multifunction I/O | Yes | EMIF_A11 | ADC0.19 | | | | | |
| | | | | | CMP0N.9 | | | | | |
| | | | | | CMP1N.9 | | | | | |
| 14 | P2.2 | Multifunction I/O | Yes | EMIF_A10 | ADC0.18 | | | | | |
| | | | | | CMP0P.9 | | | | | |
| | | | | | CMP1P.9 | | | | | |
| 15 | P2.1 | Multifunction I/O | Yes | EMIF_A9 | ADC0.17 | | | | | |
| | | | | | CMP0N.8 | | | | | |
| | | | | | CMP1N.8 | | | | | |
| 16 | P2.0 | Multifunction I/O | Yes | EMIF_A8 | ADC0.16 | | | | | |
| | | | | | CMP0P.8 | | | | | |
| | | | | | CMP1P.8 | | | | | |
| 17 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 | | | | | |
| | | | | EMIF_AD7 | CMP0N.7 | | | | | |
| | | | | | CMP1N.7 | | | | | |
| 18 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 | | | | | |
| | | | | EMIF_AD6 | CMP0P.7 | | | | | |
| | | | | | CMP1P.7 | | | | | |
| 19 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 | | | | | |
| | | | | EMIF_AD5 | CMP0N.6 | | | | | |
| | | | | | CMP1N.6 | | | | | |
| 20 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 | | | | | |
| | | | | EMIF_AD4 | CMP0P.6 | | | | | |
| | | | | | CMP1P.6 | | | | | |

7.2 QFN32 PCB Land Pattern



Figure 7.2. QFN32 PCB Land Pattern Drawing

| Table 7.2. | QFN32 PCB | Land Pattern | Dimensions |
|------------|-----------|--------------|------------|
|------------|-----------|--------------|------------|

| Dimension | Min | Мах |
|-----------|------|------|
| C1 | 4.80 | 4.90 |
| C2 | 4.80 | 4.90 |
| E | 0.50 | BSC |
| X1 | 0.20 | 0.30 |
| X2 | 3.20 | 3.40 |
| Y1 | 0.75 | 0.85 |
| Y2 | 3.20 | 3.40 |

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8. QFN24 Package Specifications

8.1 QFN24 Package Dimensions



Figure 8.1. QFN24 Package Drawing

Table 8.1. QFN24 Package Dimensions

| Dimension | Min | Тур | Мах | | | | | | |
|-----------|----------|----------|------|--|--|--|--|--|--|
| A | 0.70 | 0.75 | 0.80 | | | | | | |
| A1 | 0.00 | 0.02 | 0.05 | | | | | | |
| b | 0.18 | 0.30 | | | | | | | |
| D | | | | | | | | | |
| D2 | 2.55 | 2.70 | 2.80 | | | | | | |
| е | 0.50 BSC | | | | | | | | |
| E | | 4.00 BSC | | | | | | | |
| E2 | 2.55 | 2.70 | 2.80 | | | | | | |
| L | 0.30 | 0.40 | 0.50 | | | | | | |
| L1 | 0.00 | _ | 0.15 | | | | | | |
| ааа | _ | _ | 0.15 | | | | | | |

8.2 QFN24 PCB Land Pattern



Figure 8.2. QFN24 PCB Land Pattern Drawing

| Table 8.2. Q | FN24 PCB L | and Pattern | Dimensions |
|--------------|------------|-------------|------------|
|--------------|------------|-------------|------------|

| Dimension | Min | Мах | | | | | | |
|-----------|----------|------|--|--|--|--|--|--|
| C1 | 3.90 | 4.00 | | | | | | |
| C2 | 3.90 | 4.00 | | | | | | |
| E | 0.50 BSC | | | | | | | |
| X1 | 0.20 | 0.30 | | | | | | |
| X2 | 2.70 | 2.80 | | | | | | |
| Y1 | 0.65 | 0.75 | | | | | | |
| Y2 | 2.70 | 2.80 | | | | | | |

Max

Note:

Dimension

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking





The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

| Dimension | Min | Тур | Мах | | | | | | | |
|-----------|-----|------|-----|--|--|--|--|--|--|--|
| bbb | | | | | | | | | | |
| ССС | | 0.10 | | | | | | | | |
| ddd | | 0.20 | | | | | | | | |
| theta | 0° | 3.5° | 7° | | | | | | | |
| | | · | | | | | | | | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026, variation BBA.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.2 QFP32 PCB Land Pattern



Figure 9.2. QFP32 PCB Land Pattern Drawing

| Table 9.2. | QFP32 PCB | Land Pattern | Dimensions |
|------------|-----------|--------------|------------|
|------------|-----------|--------------|------------|

| Dimension | Min | Мах | | | | | |
|-----------|----------|------|--|--|--|--|--|
| C1 | 8.40 | 8.50 | | | | | |
| C2 | 8.40 | 8.50 | | | | | |
| E | 0.80 BSC | | | | | | |
| X1 | 0.40 | 0.50 | | | | | |
| Y1 | 1.25 | 1.35 | | | | | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

10. Revision History

10.1 Revision 1.2

Updated ordering part numbers to revision B.

Added Reset Delay from POR specification.

Added I/O 5 V tolerance to 1. Feature List.

Added information on the bootloader to 3.10 Bootloader.

Added a Debug Typical Connection Diagram to 5. Typical Connection Diagrams.

Added reference to the Reference Manual in 3.1 Introduction.

10.2 Revision 1.1

Initial release.

| | 6.2 EFM8SB2x-QFN24 Pin Definitions | | | | | | | | | | | | | | | .32 |
|----|------------------------------------|---|--|--|---|---|---|---|---|--|--|---|--|---|---|-----|
| | 6.3 EFM8SB2x-QFP32 Pin Definitions | | | | | | | | | | | | | | | .35 |
| 7. | QFN32 Package Specifications. | | | | | | | | | | | | | | | 39 |
| | 7.1 QFN32 Package Dimensions. | | | | | | | | | | | | | | | .39 |
| | 7.2 QFN32 PCB Land Pattern | | | | | | | | | | | | | | | .41 |
| | 7.3 QFN32 Package Marking | | | | | | | | | | | | | | | .42 |
| 8. | QFN24 Package Specifications | | | | | | | | | | | | | | | 43 |
| | 8.1 QFN24 Package Dimensions. | | | | | | | | | | | | | | | .43 |
| | 8.2 QFN24 PCB Land Pattern | | | | | | | | | | | | | | | .45 |
| | 8.3 QFN24 Package Marking | | | | • | • | | | | | | • | | | | .46 |
| 9. | QFP32 Package Specifications. | | | | | | | | | | | | | | | 47 |
| | 9.1 QFP32 Package Dimensions . | | | | | | | | | | | | | | | .47 |
| | 9.2 QFP32 PCB Land Pattern | | | | | | | | | | | | | | | .49 |
| | 9.3 QFP32 Package Marking | • | | | | | | | | | | | | | | .50 |
| 10 | Revision History. | | | | | | | | | | | | | | | 51 |
| | 10.1 Revision 1.2 | | | | | | | | | | | | | | | .51 |
| | 10.2 Revision 1.1 | • | | | • | • | | | | | | • | | | • | .51 |
| Та | ble of Contents | • | | | | | • | • | • | | | | | • | • | 52 |