

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 23x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-b-qfp32r

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC Channels	Comparator Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8SB20F16G-B-QFN24	16	4352	16	15	8	Yes	-40 to +85 C	QFN24

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	_
Idle	Core haltedAll peripherals clocked and fully operationalCode resumes execution on wake event	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and digital peripherals halted Internal oscillators disabled Code resumes execution on wake event 	1. Switch SYSCLK to HFOSC0 or LPOSC0 2. Set SUSPEND bit in PMU0CF	RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge
Stop	 All internal power nets shut down Pins retain state Exit on any reset source	Set STOP bit in PCON0	Any reset source
Sleep	 Most internal power nets shut down Select circuits remain powered Pins retain state All RAM and SFRs retain state Code resumes execution on wake event 	Disable unused analog peripherals Set SLEEP bit in PMU0CF	RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 24 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each pin.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- · Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to +/- 10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to +/- 2% over supply and temperature corners.
- · External RTC 32 kHz crystal.
- External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 22 external inputs.
- · Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- · Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Includes an internal 1.65 V fast-settling reference and support for external reference.
- Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- · Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - · Capacitive Sense Comparator output.
 - VDD.
 - · VDD divided by 2.
 - · Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- · The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- · Power-on reset
- · External reset pin
- · Comparator reset
- · Software-triggered reset
- · Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset
- · RTC0 alarm or oscillator failure

3.9 Debugging

The EFM8SB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader. This bootloader resides in the code security page, which is the last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [**Application Notes**] tile.




Figure 3.2. Flash Memory Map with Bootloader — 64 KB Devices

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 12, unless stated otherwise.

4.1.1 Recommended Operating Conditions

Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V _{DD}		1.8	2.4	3.6	V
Minimum RAM Data Retention	V _{RAM}	Not in Sleep Mode	_	1.4	_	V
Voltage on VDD ¹		Sleep Mode	_	0.3	0.5	V
System Clock Frequency	f _{SYSCLK}		0	_	25	MHz
Operating Ambient Temperature	T _A		-40	_	85	°C

^{1.} All voltages with respect to GND.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Comparator 0 (CMP0) Supply Cur-	I _{CMP}	CPMD = 11	_	0.4	_	μA
rent		CPMD = 10	_	2.6	_	μA
		CPMD = 01	_	8.8	_	μA
		CPMD = 00	_	23	_	μA
Internal Fast-settling 1.65V ADC0 Reference, Always-on ⁸	Ivreffs		_	200	_	μA
On-chip Precision Reference	I _{VREFP}		_	15	_	μA
Temp sensor Supply Current	I _{TSENSE}		_	35	_	μA
Programmable Current Reference (IREF0) Supply Current ⁹	I _{IREF}	Current Source, Either Power Mode, Any Output Code	_	10	_	μА
		Low Power Mode, Current Sink	_	1	_	μA
		IREF0DAT = 000001				
		Low Power Mode, Current Sink	_	11	_	μA
		IREF0DAT = 111111				
		High Current Mode, Current Sink	_	12	_	μA
		IREF0DAT = 000001				
		High Current Mode, Current Sink	_	81	_	μA
		IREF0DAT = 111111				

- 1. Based on device characterization data; Not production tested.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 128-byte flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 128-byte address boundaries.
- 4. Includes supply current from regulator and oscillator source (24.5 MHz high-frequency oscillator, 20 MHz low-power oscillator, or 32.768 kHz RTC oscillator).
- 5. IDD can be estimated for frequencies < 10 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 μ A. When using these numbers to estimate I_{DD} for > 10 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 4.1 mA (25 MHz 20 MHz) x 0.120 mA/MHz = 3.5 mA assuming the same oscillator setting.
- 6. Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: $V_{DD} = 3.0 \text{ V}$; F = 5 MHz, Idle $I_{DD} = 2.5 \text{ mA} (25 \text{ MHz} 5 \text{ MHz}) \times 0.095 \text{ mA/MHz} = 0.6 \text{ mA}$.
- 7. ADC0 always-on power excludes internal reference supply current.
- 8. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.
- 9. IREF0 supply current only. Does not include current sourced or sunk from IREF0 output pin.

4.1.8 External Clock Input

Table 4.8. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	_	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t _{CMOSH}		18	_	_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		18	_	_	ns

4.1.14 Port I/O

Table 4.14. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive) ¹	V _{OH}	I _{OH} = -3 mA	V _{DD} – 0.7	_	_	V
Output Low Voltage (High Drive) ¹	V _{OL}	I _{OL} = 8.5 mA	_	_	0.6	V
Output High Voltage (Low Drive) ¹	V _{OH}	I _{OH} = -1 mA	V _{DD} – 0.7	_	_	V
Output Low Voltage (Low Drive) ¹	V _{OL}	I _{OL} = 1.4 mA	_	_	0.6	V
Input High Voltage	V _{IH}	V _{DD} = 2.0 to 3.6 V	V _{DD} – 0.6	_	_	V
		V _{DD} = 1.8 to 2.0 V	0.7 x V _{DD}	_	_	V
Input Low Voltage	V _{IL}	V _{DD} = 2.0 to 3.6 V	_	_	0.6	V
		V _{DD} = 1.8 to 2.0 V	_	_	0.3 x V _{DD}	V
Weak Pull-Up Current	I _{PU}	V _{DD} = 1.8 V	_	-4	_	μA
		V _{IN} = 0 V				
		V _{DD} = 3.6 V	-35	-20	_	μA
		V _{IN} = 0 V				
Input Leakage	I _{LK}	Weak pullup disabled or pin in analog mode	-1	_	1	μΑ

Note:

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance ¹	θ_{JA}	QFN-24 Packages	_	35	_	°C/W
		QFN-32 Packages	_	28	_	°C/W
		QFP-32 Packages	_	80	_	°C/W

Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

^{1.} See Figure 4.2 Typical V_{OH} Curves on page 24 and Figure 4.3 Typical V_{OL} Curves on page 25 for more information.

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
6	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
7	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
8	XTAL4	RTC Crystal			XTAL4
9	XTAL3	RTC Crystal			XTAL3
10	P1.6	Multifunction I/O	Yes		ADC0.14
					CMP0P.7
					CMP1P.7
11	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP0N.6
					CMP1N.6
12	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP0P.6
					CMP1P.6
13	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
					CMP1N.5
14	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
					CMP1P.5
15	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
					CMP1N.4
16	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
					CMP1P.4
17	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
18	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
20	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
21	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
22	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
23	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
24	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			

6.3 EFM8SB2x-QFP32 Pin Definitions




Figure 6.3. EFM8SB2x-QFP32 Pinout

Table 6.3. Pin Definitions for EFM8SB2x-QFP32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			
5	N/C	No Connection			
6	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
7	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max
А	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	5.00 BSC		
D2	3.20	3.30	3.40
е	0.50 BSC		
Е	5.00 BSC		
E2	3.20	3.30	3.40
L	0.30	0.40	0.50
L1	0.00	_	0.15
aaa	_	_	0.15

Dimension	Min	Тур	Max
bbb	_	_	0.10
ddd	_	_	0.05
eee	_	_	0.08

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. QFN32 PCB Land Pattern Dimensions

Dimension	Min	Max	
C1	4.80	4.90	
C2	4.80	4.90	
E	0.50 BSC		
X1	0.20	0.30	
X2	3.20	3.40	
Y1	0.75	0.85	
Y2	3.20	3.40	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.3 QFN32 Package Marking



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8. QFN24 Package Specifications

8.1 QFN24 Package Dimensions




Figure 8.1. QFN24 Package Drawing

Table 8.1. QFN24 Package Dimensions

Dimension	Min	Тур	Max
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.55	2.70	2.80
е	0.50 BSC		
Е	4.00 BSC		
E2	2.55	2.70	2.80
L	0.30	0.40	0.50
L1	0.00	_	0.15
ааа	_	_	0.15





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA