

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e600 |
| Number of Cores/Bus Width | 2 Core, 32-Bit |
| Speed | 1.25GHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 1023-BBGA, FCBGA |
| Supplier Device Package | 1023-FCCBGA (33x33) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641dhx1250hc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- DDR memory controllers
 - Dual 64-bit memory controllers (72-bit with ECC)
 - Support of up to a 300-MHz clock rate and a 600-MHz DDR2 SDRAM
 - Support for DDR, DDR2 SDRAM
 - Up to 16 Gbytes per memory controller
 - Cache line and page interleaving between memory controllers.
- Serial RapidIO interface unit
 - Supports *RapidIO Interconnect Specification*, Revision 1.2
 - Both 1x and 4x LP-Serial link interfaces
 - Transmission rates of 1.25-, 2.5-, and 3.125-Gbaud (data rates of 1.0-, 2.0-, and 2.5-Gbps) per lane
 - RapidIO-compliant message unit
 - RapidIO atomic transactions to the memory controller
- PCI Express interface
 - PCI Express 1.0a compatible
 - Supports x1, x2, x4, and x8 link widths
 - 2.5 Gbaud, 2.0 Gbps lane
- Four enhanced three-speed Ethernet controllers (eTSECs)
 - Three-speed support (10/100/1000 Mbps)
 - Four IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab-compatible controllers
 - Support of the following physical interfaces: MII, RMII, GMII, RGMII, TBI, and RTBI
 - Support a full-duplex FIFO mode for high-efficiency ASIC connectivity
 - TCP/IP off-load
 - Header parsing
 - Quality of service support
 - VLAN insertion and deletion
 - MAC address recognition
 - Buffer descriptors are backward compatible with PowerQUICC II and PowerQUICC III programming models
 - RMON statistics support
 - MII management interface for control and status
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts and 48 internal interrupts
 - Eight global high resolution timers/counters that can generate interrupts
 - Allows processors to interrupt each other with 32b messages



- Support for PCI-Express message-shared interrupts (MSIs)
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data operating at up to 133 MHz
 - Eight chip selects support eight external slaves
- Integrated DMA controller
 - Four-channel controller
 - All channels accessible by both the local and the remote masters
 - Supports transfers to or from any local memory or I/O port
 - Ability to start and flow control each DMA channel from external 3-pin interface
- Device performance monitor
 - Supports eight 32-bit counters that count the occurrence of selected events
 - Ability to count up to 512 counter-specific events
 - Supports 64 reference events that can be counted on any of the 8 counters
 - Supports duration and quantity threshold counting
 - Burstiness feature that permits counting of burst events with a programmable time between bursts
 - Triggering and chaining capability
 - Ability to generate an interrupt on overflow
- Dual I²C controllers
 - Two-wire interface
 - Multiple master support
 - Master or slave I^2C mode support
 - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
 - Optionally loads configuration data from serial ROM at reset via the I^2C interface
 - Can be used to initialize configuration registers and/or memory
 - Supports extended I^2C addressing mode
 - Data integrity checked with preamble signature and CRC
- DUART
 - Two 4-wire interfaces (SIN, SOUT, $\overline{\text{RTS}}$, $\overline{\text{CTS}}$)
 - Programming model compatible with the original 16450 UART and the PC16550D
- IEEE 1149.1-compatible, JTAG boundary scan
- Available as 1023 pin Hi-CTE flip chip ceramic ball grid array (FC-CBGA)

| Characteristic | | Symbol | Absolute Maximum Value | Unit | Notes |
|------------------------------|--|--------------------------------------|--|------|-------|
| Input voltage | DDR and DDR2 SDRAM signals | D <i>n</i> _MV _{IN} | – 0.3 to (D <i>n</i> _GV _{DD} + 0.3) | V | 5 |
| DDR and DDR2 SDRAM reference | | Dn_MV _{REF} | - 0.3 to (D <i>n</i> _GV _{DD} /2 + 0.3) | V | — |
| Three-speed Ethernet signals | | LV _{IN} TV _{IN} | GND to (LV _{DD} + 0.3) GND to (TV _{DD} + 0.3) | V | 5 |
| | DUART, Local Bus, DMA, Multiprocessor Interrupts, System Control & Clocking, Debug, Test, Power management, I ² C, JTAG and Miscellaneous I/O voltage | OV _{IN} | GND to (OV _{DD} + 0.3) | V | 5 |
| Storage temperature range | | T _{STG} | -55 to 150 | °C | |

| Table 1. A | bsolute | Maximum | Ratings ¹ | (continued) |
|------------|---------|---------|----------------------|-------------|
|------------|---------|---------|----------------------|-------------|

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. Core 1 characteristics apply only to MPC8641D. If two separate power supplies are used for V_{DD}_Core0 and V_{DD}_Core1, they must be kept within 100 mV of each other during normal run time.
- 3. The -0.3 to 2.75 V range is for DDR and -0.3 to 1.98 V range is for DDR2.
- 4. The 3.63V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75V maximum applies. See Section 8.2, "FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications," for details on the recommended operating conditions per protocol.
- 5. During run time (M,L,T,O)V_{IN} and D*n*_MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

2.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8641. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. For details on order information and specific operating conditions for parts, see Section 21, "Ordering Information."

| Characteristic | Symbol | Recommended Value | Unit | Notes |
|---|---|----------------------|------|----------|
| Cores supply voltages | V _{DD} _Core0, | 1.10 ± 50 mV | V | 1, 2, 8 |
| | V _{DD} _Core1 | 1.05 ± 50 mV | | 1, 2, 7 |
| | | 0.95 ± 50 mV | | 1, 2, 12 |
| Cores PLL supply | AV _{DD} _Core0, AV _{DD} _Core1 | 1.10 ± 50 mV | V | 8, 13 |
| | | 1.05 ± 50 mV | | 7, 13 |
| | | 0.95 ± 50 mV | | 12, 13 |
| SerDes Transceiver Supply (Ports 1 and 2) | SV _{DD} | 1.10 ± 50 mV | V | 8, 11 |
| | | 1.05 ± 50 mV | | 7, 11 |

Table 2. Recommended Operating Conditions







Notes:

- 1. Dotted waveforms correspond to optional supply values for a specified power supply. See Table 2.
- 2. The recommended maximum ramp up time for power supplies is 20 milliseconds.
- 3. Refer to Section 5, "RESET Initialization" for additional information on PLL relock and reset signal assertion timing requirements.
- 4. Refer to Table 11 for additional information on reset configuration pin setup timing requirements. In addition see Figure 68 regarding HRESET and JTAG connection details including TRST.
- 5. e600 PLL relock time is 100 microseconds maximum plus 255 MPX_clk cycles.
- 6. Stable PLL configuration signals are required as stable SYSCLK is applied. All other POR configuration inputs are required 4 SYSCLK cycles before HRESET negation and are valid at least 2 SYSCLK cycles after HRESET has negated (hold requirement). See Section 5, "RESET Initialization" for more information on setup and hold time of reset configuration signals.
- V_{DD}_PLAT, AV_{DD}_PLAT must strictly reach 90% of their recommended voltage before the rail for Dn_GV_{DD}, and Dn_MV_{REF} reaches 10% of their recommended voltage.
- 8. SYSCLK must be driven only AFTER the power for the various power supplies is stable.
- In device sleep mode, the reset configuration signals for DRAM types (TSEC2_TXD[4],TSEC2_TX_ER) must be valid BEFORE HRESET is asserted.

Figure 3. MPC8641 Power-Up and Reset Sequence



Table 21. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---|--------------------------|---------------------------|------|-------|
| MCS[n] output hold with respect to MCK | t _{DDKHCX} | | | ns | 3 |
| 600 MHz | | 1.10 | — | | 7 |
| 533 MHz | | 1.48 | — | | 7 |
| 400 MHz | | 1.95 | — | | |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ/MECC/MDM output setup with respect to MDQS | t _{DDKHDS,} t _{DDKLDS} | | | ps | 5 |
| 600 MHz | | 500 | — | | 7 |
| 533 MHz | | 590 | — | | 7 |
| 400 MHz | | 700 | — | | |
| MDQ/MECC/MDM output hold with respect to MDQS | t _{DDKHDX,} t _{DDKLDX} | | | ps | 5 |
| 600 MHz | | 500 | — | | 7 |
| 533 MHz | | 590 | — | | 7 |
| 400 MHz | | 700 | — | | |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{MCK}-0.6$ | $-0.5 	imes t_{MCK}$ +0.6 | ns | 6 |



Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

Table 24. GMII, MII, RMII, TBI and FIFO DC Electrical Characteristics (continued)

| Parameter | Symbol | Min | Мах | Unit | Notes |
|--|-----------------|------|-----|------|-------|
| Input low current (V _{IN} = GND) | Ι _{ΙL} | -600 | _ | μA | 3 |

Notes:

¹ LV_{DD} supports eTSECs 1 and 2.

² TV_{DD} supports eTSECs 3 and 4.

³ The symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in Table 1 and Table 2.

Table 25. GMII, RGMII, RTBI, TBI and FIFO DC Electrical Characteristics

| Parameters | Symbol | Min | Мах | Unit | Notes |
|--|------------------------------------|-------|-------|------|--------|
| Supply voltage 2.5 V | LV _{DD} /TV _{DD} | 2.375 | 2.625 | V | 1,2 |
| Output high voltage $(LV_{DD}/TV_{DD} = Min, I_{OH} = -1.0 mA)$ | V _{OH} | 2.00 | _ | V | _ |
| Output low voltage ($LV_{DD}/TV_{DD} = Min, I_{OL} = 1.0 mA$) | V _{OL} | — | 0.40 | V | — |
| Input high voltage | V _{IH} | 1.70 | — | V | — |
| Input low voltage | V _{IL} | — | 0.90 | V | — |
| Input high current $(V_{IN} = LV_{DD}, V_{IN} = TV_{DD})$ | IIH | — | 10 | μA | 1, 2,3 |
| Input low current (V _{IN} = GND) | I _{IL} | -15 | — | μA | 3 |

Note:

 $^1\,$ LV_{DD} supports eTSECs 1 and 2.

² TV_{DD} supports eTSECs 3 and 4.

³ Note that the symbol V_{IN}, in this case, represents the LV_{IN} and TV_{IN} symbols referenced in Table 1 and Table 2.

8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, since they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSEC*n*'s TSEC*n*_TX_CLK, while the receive clock must be applied to pin TSEC*n*_RX_CLK. The eTSEC internally uses the transmit



Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out onto the TSEC n_GTX_CLK pin (while transmit data appears on TSEC $n_TXD[7:0]$, for example). It is intended that external receivers capture eTSEC transmit data using the clock on TSEC n_GTX_CLK as a source-synchronous timing reference. Typically, the clock edge that launched the data can be used, since the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is relationship between the maximum FIFO speed and the platform speed. For more information see Section 18.4.2, "Platform to FIFO Restrictions."

NOTE

The phase between the output clocks TSEC1_GTX_CLK and TSEC2_GTX_CLK (ports 1 and 2) is no more than 100 ps. The phase between the output clocks TSEC3_GTX_CLK and TSEC4_GTX_CLK (ports 3 and 4) is no more than 100 ps.

A summary of the FIFO AC specifications appears in Table 26 and Table 27.

Table 26. FIFO Mode Transmit AC Timing Specification

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5% and 2.5 V \pm 5%.

| Parameter/Condition | Symbol | Min | Тур | Max | Unit |
|--|-------------------------------------|-----|-----|------|------|
| TX_CLK, GTX_CLK clock period (GMII mode) | t _{FIT} | 7.0 | 8.0 | 100 | ns |
| TX_CLK, GTX_CLK clock period (Encoded mode) | t _{FIT} | 5.3 | 8.0 | 100 | ns |
| TX_CLK, GTX_CLK duty cycle | t _{FITH/} t _{FIT} | 45 | 50 | 55 | % |
| TX_CLK, GTX_CLK peak-to-peak jitter | t _{FITJ} | — | — | 250 | ps |
| Rise time TX_CLK (20%–80%) | t _{FITR} | — | — | 0.75 | ns |
| Fall time TX_CLK (80%–20%) | t _{FITF} | — | — | 0.75 | ns |
| FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK | t _{FITDV} | 2.0 | — | | ns |
| GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time | t _{FITDX} | 0.5 | | 3.0 | ns |

Table 27. FIFO Mode Receive AC Timing Specification

At recommended operating conditions with L/TV_DD of 3.3 V \pm 5% and 2.5 V \pm 5%.

| Parameter/Condition | Symbol | Min | Тур | Мах | Unit |
|---|-------------------------------------|-----|-----|------|------|
| RX_CLK clock period (GMII mode) | t _{FIR} 1 | 7.0 | 8.0 | 100 | ns |
| RX_CLK clock period (Encoded mode) | t _{FIR} ¹ | 5.3 | 8.0 | 100 | ns |
| RX_CLK duty cycle | t _{FIRH} /t _{FIR} | 45 | 50 | 55 | % |
| RX_CLK peak-to-peak jitter | t _{FIRJ} | — | — | 250 | ps |
| Rise time RX_CLK (20%–80%) | t _{FIRR} | — | — | 0.75 | ns |
| Fall time RX_CLK (80%–20%) | t _{FIRF} | — | — | 0.75 | ns |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t _{FIRDV} | 1.5 | — | _ | ns |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK | t _{FIRDX} | 0.5 | — | _ | ns |

±100 ppm tolerance on RX_CLK frequency

MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 3

1



Ethernet Management Interface Electrical Characteristics

Table 39. MII Management AC Timing Specifications (continued)

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit | Notes |
|-----------------------|---------------------|-----|-----|-----|------|-------|
| MDIO to MDC hold time | t _{MDDXKH} | 0 | _ | — | ns | _ |
| MDC rise time | t _{MDCR} | — | _ | 10 | ns | 4 |
| MDC fall time | t _{MDHF} | — | - | 10 | ns | 4 |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and $t_{(first two letters of functional block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 2. This parameter is dependent on the system clock speed. (The maximum frequency is the maximum platform frequency divided by 64.)
- 3. This parameter is dependent on the system clock speed. (That is, for a system clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a system clock of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz.)
- 4. Guaranteed by design.
- 5. t_{MPXCLK} is the platform (MPX) clock

Figure 23 provides the AC test load for eTSEC.



Figure 23. eTSEC AC Test Load

NOTE

Output will see a 50- Ω load since what it sees is the transmission line.

Figure 24 shows the MII management AC timing diagram.



Figure 24. MII Management Interface Timing Diagram



10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8641.

10.1 Local Bus DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the local bus interface operating at $OV_{DD} = 3.3 \text{ V}$ DC.

| Parameter | Symbol | Min | Мах | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = OV_{DD})$ | I _{IN} | _ | ±5 | μA |
| High-level output voltage (OV _{DD} = min, I _{OH} = -2 mA) | V _{OH} | OV _{DD} – 0.2 | _ | V |
| Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | — | 0.2 | V |

Table 40. Local Bus DC Electrical Characteristics (3.3 V DC)

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

10.2 Local Bus AC Electrical Specifications

Table 41 describes the timing parameters of the local bus interface at $OV_{DD} = 3.3$ V with PLL enabled. For information about the frequency range of local bus see Section 18.1, "Clock Ranges."

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|-------------------------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 7.5 | — | ns | 2 |
| Local Bus Duty Cycle | t _{LBKH} /t _{LBK} | 45 | 55 | % | — |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | t _{LBKSKEW} | — | 150 | ps | 7, 8 |
| Input setup to local bus clock (except LGTA/LUPWAIT) | t _{LBIVKH1} | 1.8 | — | ns | 3, 4 |
| LGTA/LUPWAIT input setup to local bus clock | t _{LBIVKH2} | 1.7 | — | ns | 3, 4 |
| Input hold from local bus clock (except LGTA/LUPWAIT) | t _{LBIXKH1} | 1.0 | — | ns | 3, 4 |
| LGTA/LUPWAIT input hold from local bus clock | t _{LBIXKH2} | 1.0 | — | ns | 3, 4 |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | t _{LBOTOT} | 1.5 | — | ns | 6 |
| Local bus clock to output valid (except LAD/LDP and LALE) | t _{LBKHOV1} | — | 2.0 | ns | — |
| Local bus clock to data valid for LAD/LDP | t _{LBKHOV2} | — | 2.2 | ns | — |
| Local bus clock to address valid for LAD | t _{LBKHOV3} | | 2.3 | ns | _ |

Table 41. Local Bus Timing Parameters (OV_{DD} = 3.3 V)m - PLL Enabled







Figure 31. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 or 8 (clock ratio of 8 or 16) (PLL Bypass Mode)

High-Speed Serial Interfaces (HSSI)

The Differential Input Voltage (or Swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn_RX} - V_{\overline{SDn_RX}}$. The V_{ID} value can be either positive or negative.

4. Differential Peak Voltage, VDIFFp

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage, $V_{DIFFp} = |A - B|$ Volts.

5. Differential Peak-to-Peak, VDIFFp-p

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A – B to –(A – B) Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage, $V_{DIFFp-p} = 2*V_{DIFFp} = 2*|(A – B)|$ Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2*|V_{OD}|$.

6. Differential Waveform

The differential waveform is constructed by subtracting the inverting signal ($\overline{\text{SD}n_{TX}}$, for example) from the non-inverting signal ($\overline{\text{SD}n_{TX}}$, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to Figure 47 as an example for differential waveform.

7. Common Mode Voltage, V_{cm}

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (V_{SDn_TX} + V_{\overline{SDn_TX}})/2 = (A + B) / 2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred as the DC offset in some occasion.



Figure 38. Differential Voltage Definitions for Transmitter or Receiver



| Symbol | Parameter | Min | Nom | Max | Units | Comments | |
|--|--|-------|-----|------|-------|---|--|
| T _{TX-EYE} | Minimum TX Eye Width | 0.70 | _ | _ | UI | The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3. | |
| T _{TX-EYE-MEDIAN-to-} MAX-JITTER | Maximum time between the jitter median and maximum deviation from the median. | _ | _ | 0.15 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. | |
| T _{TX-RISE} , T _{TX-FALL} | D+/D-TX Output Rise/Fall Time | 0.125 | _ | _ | UI | See Notes 2 and 5 | |
| V _{TX-CM-ACp} | RMS AC Peak Common Mode Output Voltage | _ | _ | 20 | mV | | |
| V _{TX-CM-DC-ACTIVE-} IDLE-DELTA | Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle | 0 | _ | 100 | mV | $eq:logical_lo$ | |
| V _{TX-CM} -DC-LINE-DELTA | Absolute Delta of DC Common Mode between D+ and D- | 0 | _ | 25 | mV | $\begin{split} & V_{\text{TX-CM-DC-D+}} - V_{\text{TX-CM-DC-D-}} <= 25 \text{ mV} \\ &V_{\text{TX-CM-DC-D+}} = DC_{(\text{avg})} \text{ of } V_{\text{TX-D+}} \\ &V_{\text{TX-CM-DC-D-}} = DC_{(\text{avg})} \text{ of } V_{\text{TX-D-}} \\ &\text{See Note 2.} \end{split}$ | |
| V _{TX-IDLE} -DIFFp | Electrical Idle differential Peak Output Voltage | 0 | _ | 20 | mV | $V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} \le 20 \text{ mV}$ See Note 2. | |
| V _{TX-RCV-DETECT} | The amount of voltage change allowed during Receiver Detection | | _ | 600 | mV | The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6. | |
| V _{TX-DC-CM} | The TX DC Common Mode Voltage | 0 | _ | 3.6 | V | The allowed DC Common Mode voltage under any conditions. See Note 6. | |
| I _{TX-SHORT} | TX Short Circuit Current Limit | — | _ | 90 | mA | The total current the Transmitter can provide when shorted to its ground | |
| T _{TX-IDLE-MIN} | Minimum time spent in Electrical Idle | 50 | | | UI | Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set | |



PCI Express

| Table 49. Differential Transmitter | · (TX) Output S | Specifications | (continued) |
|------------------------------------|-----------------|----------------|-------------|
|------------------------------------|-----------------|----------------|-------------|

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-----------------------------------|---|-----|-----|---------------|-------|--|
| T _{TX-IDLE-SET-TO-IDLE} | Maximum time to transition to a valid Electrical idle after sending an Electrical Idle ordered set | _ | _ | 20 | UI | After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from L0. |
| T _{TX-IDLE-TO-DIFF-DATA} | Maximum time to transition to valid TX specifications after leaving an Electrical idle condition | _ | | 20 | UI | Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle |
| RL _{TX-DIFF} | Differential Return Loss | 12 | _ | _ | dB | Measured over 50 MHz to 1.25 GHz. See Note 4 |
| RL _{TX-CM} | Common Mode Return Loss | 6 | _ | _ | dB | Measured over 50 MHz to 1.25 GHz. See Note 4 |
| Z _{TX-DIFF-DC} | DC Differential TX Impedance | 80 | 100 | 120 | Ω | TX DC Differential mode Low Impedance |
| Z _{TX-DC} | Transmitter DC Impedance | 40 | _ | _ | Ω | Required TX D+ as well as D- DC Impedance during all states |
| L _{TX-SKEW} | Lane-to-Lane Output Skew | | _ | 500 + 2 UI | ps | Static skew between any two Transmitter Lanes within a single Link |
| C _{TX} | AC Coupling Capacitor | 75 | _ | _ | nF | All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 8. |
| T _{crosslink} | Crosslink Random Timeout | 0 | _ | | ms | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Note 7. |

Notes:

1. No test load is necessarily associated with this value.

- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 52 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 50)
- 3. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes—see Figure 52). Note that the series capacitors C_{TX} is optional for the return loss measurement.
- 5. Measured between 20-80% at transmitter package pins into a test load as shown in Figure 52 for both V_{TX-D+} and V_{TX-D-} .
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a
- 8. MPC8641D SerDes transmitter does not have C_{TX} built-in. An external AC Coupling capacitor is required.



14.4.3 Differential Receiver (RX) Input Specifications

Table 50 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

| Symbol | Parameter | Min | Nom | Мах | Units | Comments |
|--|--|--------|-----|--------|-------|--|
| UI | Unit Interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1. |
| V _{RX-DIFFp-p} | Differential Peak-to-Peak Output Voltage | 0.175 | _ | _ | V | $V_{RX-DIFF_{p-p}} = 2^{*} V_{RX-D_{+}} - V_{RX-D_{-}} $ See Note 2. |
| T _{RX-EYE} | Minimum Receiver Eye Width | 0.4 | _ | _ | UI | The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} =$ 1 - $T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3. |
| T _{RX-EYE-MEDIAN-to-MAX} -JITTER | Maximum time between the jitter median and maximum deviation from the median. | | | 0.3 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0 V$) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 7. |
| V _{RX-CM-ACp} | AC Peak Common Mode Input Voltage | _ | — | 150 | mV | $\label{eq:VRX-CM-ACp} \begin{split} & V_{RX-CM-ACp} = IV_{RXD+} - V_{RXD-}I/2 - V_{RX-CM-DC} \\ & V_{RX-CM-DC} = DC_{(avg)} \text{ of } IV_{RX-D+} - V_{RX-D-}I/2 \\ & See Note 2 \end{split}$ |
| RL _{RX-DIFF} | Differential Return Loss | 15 | _ | _ | dB | Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at +300 mV and –300 mV, respectively. See Note 4 |
| RL _{RX-CM} | Common Mode Return Loss | 6 | _ | _ | dB | Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at 0 V. See Note 4 |
| Z _{RX-DIFF-DC} | DC Differential Input Impedance | 80 | 100 | 120 | Ω | RX DC Differential mode impedance. See Note 5 |
| Z _{RX-DC} | DC Input Impedance | 40 | 50 | 60 | Ω | Required RX D+ as well as D– DC Impedance ($50 \pm 20\%$ tolerance). See Notes 2 and 5. |
| Z _{RX-HIGH-IMP-DC} | Powered Down DC Input Impedance | 200 k | — | — | Ω | Required RX D+ as well as D– DC Impedance when the Receiver terminations do not have power. See Note 6. |
| V _{RX-IDLE-DET-DIFFp-p} | Electrical Idle Detect Threshold | 65 | _ | _ | mV | $V_{RX-IDLE-DET-DIFFp-p} = 2*IV_{RX-D+} - V_{RX-D-}I$ Measured at the package pins of the Receiver |

Table 50. Differential Receiver (RX) Input Specifications





Figure 52. Compliance Test/Measurement Load

15 Serial RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8641, for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitter types (short run and long run) on a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short run and long run transmitter specifications.

The short run transmitter specifications should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of +/-100 ppm. The worst case frequency difference between any transmit and receive clock will be 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

15.1 DC Requirements for Serial RapidIO SD*n*_REF_CLK and SD*n*_REF_CLK

For more information, see Section 13.2, "SerDes Reference Clocks."

15.2 AC Requirements for Serial RapidIO SD*n*_REF_CLK and SD*n*_REF_CLK

Table 51 lists AC requirements.



| Characteristic | Symbol | Ra | nge | Unit | Notes | |
|-----------------------------|---------------------|-------|------|--------|--|--|
| Characteristic | Symbol | Min | Мах | Onit | | |
| Output Voltage, | Vo | -0.40 | 2.30 | Volts | Voltage relative to COMMON of either signal comprising a differential pair | |
| Differential Output Voltage | V _{DIFFPP} | 800 | 1600 | mV p-p | _ | |
| Deterministic Jitter | J _D | — | 0.17 | UI p-p | — | |
| Total Jitter | J _T | — | 0.35 | UI p-p | — | |
| Multiple output skew | S _{MO} | _ | 1000 | ps | Skew at the transmitter output between lanes of a multilane link | |
| Unit Interval | UI | 320 | 320 | ps | +/– 100 ppm | |

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the Transmitter Output Compliance Mask shown in Figure 54 with the parameters specified in Table 58 when measured at the output pins of the device and the device is driving a $100 \Omega + -5\%$ differential resistive load. The output eye pattern of an LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the Transmitter Output Compliance Mask when pre-emphasis is disabled or minimized.











15.8 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding Bit Error Rate specification (Table 59, Table 60, Table 61) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the Receiver Input Compliance Mask shown in Figure 56 with the parameters specified in Table . The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a $100 \Omega + -5\%$ differential resistive load.



Signal Listings

| Name ¹ | Package Pin Number | Pin Type | Power Supply | Notes | | | | |
|-----------------------------------|---|------------------|------------------|----------|--|--|--|--|
| TSEC1_TXD[0:7]/ GPOUT[0:7] | AF25, AC23,AG24, AG23, AE24, AE23, AE22, AD22 | 0 | LV _{DD} | 6, 10 | | | | |
| TSEC1_TX_EN | AB22 | 0 | LV _{DD} | 36 | | | | |
| TSEC1_TX_ER | AH26 | 0 | LV _{DD} | _ | | | | |
| TSEC1_TX_CLK | AC22 | I | LV _{DD} | 40 | | | | |
| TSEC1_GTX_CLK | AH25 | 0 | LV _{DD} | 41 | | | | |
| TSEC1_CRS | AM24 | I/O | LV _{DD} | 37 | | | | |
| TSEC1_COL | AM25 | I | LV _{DD} | — | | | | |
| TSEC1_RXD[0:7]/ GPIN[0:7] | AL25, AL24, AK26, AK25, AM26, AF26, AH24, AG25 | I | LV _{DD} | 10 | | | | |
| TSEC1_RX_DV | AJ24 | I | LV _{DD} | _ | | | | |
| TSEC1_RX_ER | AJ25 | I | LV _{DD} | _ | | | | |
| TSEC1_RX_CLK | AK24 | I | LV _{DD} | 40 | | | | |
| | eTSEC Port 2 Signa | als ⁵ | · · · · · · | | | | | |
| TSEC2_TXD[0:3]/ GPOUT[8:15] | AB20, AJ23, AJ22, AD19 | 0 | LV _{DD} | 6, 10 | | | | |
| TSEC2_TXD[4]/ GPOUT[12] | AH23 | 0 | LV _{DD} | 6,10, 38 | | | | |
| TSEC2_TXD[5:7]/ GPOUT[13:15] | AH21, AG22, AG21 | 0 | LV _{DD} | 6, 10 | | | | |
| TSEC2_TX_EN | AB21 | 0 | LV _{DD} | 36 | | | | |
| TSEC2_TX_ER | AB19 | 0 | LV _{DD} | 6, 38 | | | | |
| TSEC2_TX_CLK | AC21 | I | LV _{DD} | 40 | | | | |
| TSEC2_GTX_CLK | AD20 | 0 | LV _{DD} | 41 | | | | |
| TSEC2_CRS | AE20 | I/O | LV _{DD} | 37 | | | | |
| TSEC2_COL | AE21 | I | LV _{DD} | — | | | | |
| TSEC2_RXD[0:7]/ GPIN[8:15] | AL22, AK22, AM21, AH20, AG20, AF20, AF23, AF22 | I | LV _{DD} | 10 | | | | |
| TSEC2_RX_DV | AC19 | I | LV _{DD} | _ | | | | |
| TSEC2_RX_ER | AD21 | I | LV _{DD} | _ | | | | |
| TSEC2_RX_CLK | AM22 | I | LV _{DD} | 40 | | | | |
| eTSEC Port 3 Signals ⁵ | | | | | | | | |
| TSEC3_TXD[0:3] | AL21, AJ21, AM20, AJ20 | 0 | TV _{DD} | 6 | | | | |
| TSEC3_TXD[4]/ | AM19 | 0 | TV _{DD} | _ | | | | |
| TSEC3_TXD[5:7] | AK21, AL20, AL19 | 0 | TV _{DD} | 6 | | | | |

Table 63. MPC8641 Signal Reference by Functional Block (continued)



| Name ¹ | Package Pin Number | Pin Type | Power Supply | Notes | | | | | |
|--------------------|---|------------------|------------------|----------|--|--|--|--|--|
| TSEC3_TX_EN | AH19 | 0 | TV _{DD} | 36 | | | | | |
| TSEC3_TX_ER | AH17 | 0 | TV _{DD} | _ | | | | | |
| TSEC3_TX_CLK | AH18 | I | TV _{DD} | 40 | | | | | |
| TSEC3_GTX_CLK | AG19 | 0 | TV _{DD} | 41 | | | | | |
| TSEC3_CRS | AE15 | I/O | TV _{DD} | 37 | | | | | |
| TSEC3_COL | AF15 | I | TV _{DD} | _ | | | | | |
| TSEC3_RXD[0:7] | AJ17, AE16, AH16, AH14, AJ19, AH15, AG16, AE19 | I | TV _{DD} | | | | | | |
| TSEC3_RX_DV | AG15 | I | TV _{DD} | _ | | | | | |
| TSEC3_RX_ER | AF16 | I | TV _{DD} | _ | | | | | |
| TSEC3_RX_CLK | AJ18 | I | TV _{DD} | 40 | | | | | |
| | eTSEC Port 4 Signa | als ⁵ | | | | | | | |
| TSEC4_TXD[0:3] | AC18, AC16, AD18, AD17 | 0 | TV _{DD} | 6 | | | | | |
| TSEC4_TXD[4] | AD16 | 0 | TV _{DD} | 25 | | | | | |
| TSEC4_TXD[5:7] | AB18, AB17, AB16 | 0 | TV _{DD} | 6 | | | | | |
| TSEC4_TX_EN | AF17 | 0 | TV _{DD} | 36 | | | | | |
| TSEC4_TX_ER | AF19 | 0 | TV _{DD} | — | | | | | |
| TSEC4_TX_CLK | AF18 | I | TV _{DD} | 40 | | | | | |
| TSEC4_GTX_CLK | AG17 | 0 | TV _{DD} | 41 | | | | | |
| TSEC4_CRS | AB14 | I/O | TV _{DD} | 37 | | | | | |
| TSEC4_COL | AC13 | I | TV _{DD} | _ | | | | | |
| TSEC4_RXD[0:7] | AG14, AD13, AF13, AD14, AE14, AB15, AC14, AE17 | I | TV _{DD} | | | | | | |
| TSEC4_RX_DV | AC15 | I | TV _{DD} | _ | | | | | |
| TSEC4_RX_ER | AF14 | I | TV _{DD} | _ | | | | | |
| TSEC4_RX_CLK | AG13 | I | TV _{DD} | 40 | | | | | |
| | Local Bus Signals ⁵ | | | | | | | | |
| LAD[0:31] | A30, E29, C29, D28, D29, H25, B29, A29, C28, L22, M22, A28, C27, H26, G26, B27, B26, A27, E27, G25, D26, E26, G24, F27, A26, A25, C25, H23, K22, D25, F25, H22 | I/O | OV _{DD} | 6 | | | | | |
| LDP[0:3] | A24, E24, C24, B24 | I/O | OV _{DD} | 6, 22 | | | | | |
| LA[27:31] | J21, K21, G22, F24, G21 | 0 | OV _{DD} | 6, 22 | | | | | |
| LCS[0:4] | A22, C22, D23, E22, A23 | 0 | OV _{DD} | 7 | | | | | |
| LCS[5]/DMA_DREQ[2] | B23 | 0 | OV _{DD} | 7, 9, 10 | | | | | |

Table 63. MPC8641 Signal Reference by Functional Block (continued)



19.2.2 Thermal Interface Materials

A thermal interface material is recommended at the package-to-heat sink interface to minimize the thermal contact resistance. Figure 61 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

Often, heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 59). Therefore, synthetic grease offers the best thermal performance, considering the low interface pressure, and is recommended due to the high power dissipation of the MPC8641. Of course, the selection of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so on.



Figure 61. Thermal Performance of Select Thermal Interface Material

The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based on high conductivity and mechanical strength to meet equipment shock/vibration requirements. There are several commercially available thermal interfaces and adhesive materials provided by the following vendors: