# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | PowerPC e600  |
| Number of Cores/Bus Width       | 2 Core, 32-Bit  |
| Speed                           | 1.0GHz  |
| Co-Processors/DSP               | -   |
| RAM Controllers                 | DDR, DDR2   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (4)   |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 1023-BCBGA, FCCBGA  |
| Supplier Device Package         | 1023-FCCBGA (33x33)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641dvj1000ne |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- DDR memory controllers
  - Dual 64-bit memory controllers (72-bit with ECC)
  - Support of up to a 300-MHz clock rate and a 600-MHz DDR2 SDRAM
  - Support for DDR, DDR2 SDRAM
  - Up to 16 Gbytes per memory controller
  - Cache line and page interleaving between memory controllers.
- Serial RapidIO interface unit
  - Supports *RapidIO Interconnect Specification*, Revision 1.2
  - Both 1x and 4x LP-Serial link interfaces
  - Transmission rates of 1.25-, 2.5-, and 3.125-Gbaud (data rates of 1.0-, 2.0-, and 2.5-Gbps) per lane
  - RapidIO-compliant message unit
  - RapidIO atomic transactions to the memory controller
- PCI Express interface
  - PCI Express 1.0a compatible
  - Supports x1, x2, x4, and x8 link widths
  - 2.5 Gbaud, 2.0 Gbps lane
- Four enhanced three-speed Ethernet controllers (eTSECs)
  - Three-speed support (10/100/1000 Mbps)
  - Four IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab-compatible controllers
  - Support of the following physical interfaces: MII, RMII, GMII, RGMII, TBI, and RTBI
  - Support a full-duplex FIFO mode for high-efficiency ASIC connectivity
  - TCP/IP off-load
  - Header parsing
  - Quality of service support
  - VLAN insertion and deletion
  - MAC address recognition
  - Buffer descriptors are backward compatible with PowerQUICC II and PowerQUICC III programming models
  - RMON statistics support
  - MII management interface for control and status
- Programmable interrupt controller (PIC)
  - Programming model is compliant with the OpenPIC architecture
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts and 48 internal interrupts
  - Eight global high resolution timers/counters that can generate interrupts
  - Allows processors to interrupt each other with 32b messages



- Support for PCI-Express message-shared interrupts (MSIs)
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects support eight external slaves
- Integrated DMA controller
  - Four-channel controller
  - All channels accessible by both the local and the remote masters
  - Supports transfers to or from any local memory or I/O port
  - Ability to start and flow control each DMA channel from external 3-pin interface
- Device performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- Dual I<sup>2</sup>C controllers
  - Two-wire interface
  - Multiple master support
  - Master or slave  $I^2C$  mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the  $I^2C$  interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended  $I^2C$  addressing mode
  - Data integrity checked with preamble signature and CRC
- DUART
  - Two 4-wire interfaces (SIN, SOUT,  $\overline{\text{RTS}}$ ,  $\overline{\text{CTS}}$ )
  - Programming model compatible with the original 16450 UART and the PC16550D
- IEEE 1149.1-compatible, JTAG boundary scan
- Available as 1023 pin Hi-CTE flip chip ceramic ball grid array (FC-CBGA)

**Electrical Characteristics** 

## NOTE

There is no required order sequence between the individual rails for this item (# 1). However,  $V_{DD}$ \_PLAT,  $AV_{DD}$ \_PLAT rails must reach 90% of their recommended value before the rail for Dn\_GV\_DD, and Dn\_MV\_{REF} (in next step) reaches 10% of their recommended value.  $AV_{DD}$  type supplies must be delayed with respect to their source supplies by the RC time constant of the PLL filter circuit described in Section 20.2.1, "PLL Power Supply Filtering."

2.  $Dn_GV_{DD}$ ,  $Dn_MV_{REF}$ 

## NOTE

It is possible to leave the related power supply  $(Dn_GV_{DD}, Dn_MV_{REF})$  turned off at reset for a DDR port that will not be used. Note that these power supplies can only be powered up again at reset for functionality to occur on the DDR port.

3. SYSCLK

The recommended order of power down is as follows:

- 1. Dn\_GV<sub>DD</sub>, Dn\_MV<sub>REF</sub>
- 2. All power rails other than DDR I/O ( $Dn_GV_{DD}$ ,  $Dn_MV_{REF}$ ).

## NOTE

SYSCLK may be powered down simultaneous to either of item # 1 or # 2 in the power down sequence. Beyond this, the power supplies may power down simultaneously if the preservation of DDRn memory is not a concern.

See Figure 3 for more details on the Power and Reset Sequencing details.





Table 10. ECn\_GTX\_CLK125 AC Timing Specifications (continued)

| Parameter/Condition   | Symbol                                | Min      | Typical | Max      | Unit | Notes |
|---|---------------------------------------|----------|---------|----------|------|-------|
| EC <i>n_</i> GTX_CLK125 duty cycle<br>GMII, TBI<br>1000Base-T for RGMII, RTBI | t <sub>G125H</sub> /t <sub>G125</sub> | 45<br>47 | _       | 55<br>53 | %    | 1, 2  |

Notes:

1. Timing is guaranteed by design and characterization.

2. ECn\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. ECn\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX\_CLK. See Section 8.2.6, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

3. ±100 ppm tolerance on ECn\_GTX\_CLK125 frequency

## NOTE

The phase between the output clocks TSEC1\_GTX\_CLK and TSEC2\_GTX\_CLK (ports 1 and 2) is no more than 100 ps. The phase between the output clocks TSEC3\_GTX\_CLK and TSEC4\_GTX\_CLK (ports 3 and 4) is no more than 100 ps.

# 4.4 Platform Frequency Requirements for PCI-Express and Serial RapidIO

The MPX platform clock frequency must be considered for proper operation of the high-speed PCI Express and Serial RapidIO interfaces as described below.

For proper PCI Express operation, the MPX clock frequency must be greater than or equal to:

527 MHz x (PCI-Express link width) 16 / (1 + cfg\_plat\_freq)

Note that at MPX = 400 MHz, cfg\_plat\_freq = 0 and at MPX > 400 MHz, cfg\_plat\_freq = 1. Therefore, when operating PCI Express in x8 link width, the MPX platform frequency must be 400 MHz with cfg\_plat\_freq = 0 or greater than or equal to 527 MHz with cfg\_plat\_freq = 1.

For proper Serial RapidIO operation, the MPX clock frequency must be greater than or equal to:

2 × (0.8512) × (Serial RapidIO interface frequency) × (Serial RapidIO link width)

64

# 4.5 Other Input Clocks

For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC, see the specific section of this document.



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

## Table 24. GMII, MII, RMII, TBI and FIFO DC Electrical Characteristics (continued)

| Parameter                                    | Symbol          | Min  | Мах | Unit | Notes |
|--|-----------------|------|-----|------|-------|
| Input low current<br>(V <sub>IN</sub> = GND) | Ι <sub>ΙL</sub> | -600 | _   | μA   | 3     |

Notes:

<sup>1</sup> LV<sub>DD</sub> supports eTSECs 1 and 2.

<sup>2</sup> TV<sub>DD</sub> supports eTSECs 3 and 4.

<sup>3</sup> The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> and TV<sub>IN</sub> symbols referenced in Table 1 and Table 2.

## Table 25. GMII, RGMII, RTBI, TBI and FIFO DC Electrical Characteristics

| Parameters   | Symbol                             | Min   | Мах   | Unit | Notes  |
|--|------------------------------------|-------|-------|------|--------|
| Supply voltage 2.5 V   | LV <sub>DD</sub> /TV <sub>DD</sub> | 2.375 | 2.625 | V    | 1,2    |
| Output high voltage $(LV_{DD}/TV_{DD} = Min, I_{OH} = -1.0 mA)$    | V <sub>OH</sub>                    | 2.00  | _     | V    | _      |
| Output low voltage<br>( $LV_{DD}/TV_{DD} = Min, I_{OL} = 1.0 mA$ ) | V <sub>OL</sub>                    | —     | 0.40  | V    | —      |
| Input high voltage   | V <sub>IH</sub>                    | 1.70  | —     | V    | —      |
| Input low voltage  | V <sub>IL</sub>                    | —     | 0.90  | V    | —      |
| Input high current $(V_{IN} = LV_{DD}, V_{IN} = TV_{DD})$          | IIH                                | —     | 10    | μA   | 1, 2,3 |
| Input low current<br>(V <sub>IN</sub> = GND)                       | I <sub>IL</sub>                    | -15   | —     | μA   | 3      |

Note:

 $^1\,$  LV\_{DD} supports eTSECs 1 and 2.

<sup>2</sup> TV<sub>DD</sub> supports eTSECs 3 and 4.

<sup>3</sup> Note that the symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> and TV<sub>IN</sub> symbols referenced in Table 1 and Table 2.

# 8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

# 8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, since they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSEC*n*'s TSEC*n*\_TX\_CLK, while the receive clock must be applied to pin TSEC*n*\_RX\_CLK. The eTSEC internally uses the transmit



Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out onto the TSEC $n_GTX_CLK$  pin (while transmit data appears on TSEC $n_TXD[7:0]$ , for example). It is intended that external receivers capture eTSEC transmit data using the clock on TSEC $n_GTX_CLK$  as a source-synchronous timing reference. Typically, the clock edge that launched the data can be used, since the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is relationship between the maximum FIFO speed and the platform speed. For more information see Section 18.4.2, "Platform to FIFO Restrictions."

## NOTE

The phase between the output clocks TSEC1\_GTX\_CLK and TSEC2\_GTX\_CLK (ports 1 and 2) is no more than 100 ps. The phase between the output clocks TSEC3\_GTX\_CLK and TSEC4\_GTX\_CLK (ports 3 and 4) is no more than 100 ps.

A summary of the FIFO AC specifications appears in Table 26 and Table 27.

## Table 26. FIFO Mode Transmit AC Timing Specification

At recommended operating conditions with L/TV<sub>DD</sub> of 3.3 V  $\pm$  5% and 2.5 V  $\pm$  5%.

| Parameter/Condition                                    | Symbol                              | Min | Тур | Max  | Unit |
|--|-------------------------------------|-----|-----|------|------|
| TX_CLK, GTX_CLK clock period (GMII mode)               | t <sub>FIT</sub>                    | 7.0 | 8.0 | 100  | ns   |
| TX_CLK, GTX_CLK clock period (Encoded mode)            | t <sub>FIT</sub>                    | 5.3 | 8.0 | 100  | ns   |
| TX_CLK, GTX_CLK duty cycle                             | t <sub>FITH/</sub> t <sub>FIT</sub> | 45  | 50  | 55   | %    |
| TX_CLK, GTX_CLK peak-to-peak jitter                    | t <sub>FITJ</sub>                   | —   | —   | 250  | ps   |
| Rise time TX_CLK (20%–80%)                             | t <sub>FITR</sub>                   | —   | —   | 0.75 | ns   |
| Fall time TX_CLK (80%–20%)                             | t <sub>FITF</sub>                   | —   | —   | 0.75 | ns   |
| FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK | t <sub>FITDV</sub>                  | 2.0 | —   |      | ns   |
| GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time  | t <sub>FITDX</sub>                  | 0.5 |     | 3.0  | ns   |

## Table 27. FIFO Mode Receive AC Timing Specification

At recommended operating conditions with L/TV\_DD of 3.3 V  $\pm$  5% and 2.5 V  $\pm$  5%.

| Parameter/Condition                         | Symbol                              | Min | Тур | Мах  | Unit |
|---|-------------------------------------|-----|-----|------|------|
| RX_CLK clock period (GMII mode)             | t <sub>FIR</sub> 1                  | 7.0 | 8.0 | 100  | ns   |
| RX_CLK clock period (Encoded mode)          | t <sub>FIR</sub> <sup>1</sup>       | 5.3 | 8.0 | 100  | ns   |
| RX_CLK duty cycle                           | t <sub>FIRH</sub> /t <sub>FIR</sub> | 45  | 50  | 55   | %    |
| RX_CLK peak-to-peak jitter                  | t <sub>FIRJ</sub>                   | —   | —   | 250  | ps   |
| Rise time RX_CLK (20%-80%)                  | t <sub>FIRR</sub>                   | —   | —   | 0.75 | ns   |
| Fall time RX_CLK (80%–20%)                  | t <sub>FIRF</sub>                   | —   | —   | 0.75 | ns   |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t <sub>FIRDV</sub>                  | 1.5 | —   | _    | ns   |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK  | t <sub>FIRDX</sub>                  | 0.5 | —   | _    | ns   |

±100 ppm tolerance on RX\_CLK frequency

## MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 3

1



| Parameter  | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Local bus clock to LALE assertion                                  | t <sub>LBKHOV4</sub> | _   | 2.3 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)         | t <sub>LBKHOX1</sub> | 0.7 | —   | ns   | —     |
| Output hold from local bus clock for LAD/LDP                       | t <sub>LBKHOX2</sub> | 0.7 | —   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | t <sub>LBKHOZ1</sub> |     | 2.5 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP               | t <sub>LBKHOZ2</sub> | _   | 2.5 | ns   | 5     |

#### Table 41. Local Bus Timing Parameters (OV<sub>DD</sub> = 3.3 V)m - PLL Enabled (continued)

Note:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 8. Guaranteed by design.

Figure 25 provides the AC test load for the local bus.



Figure 25. Local Bus AC Test Load



Local Bus



Figure 27. Local Bus Signals (PLL Bypass Mode)

## NOTE

In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of  $t_{LBKHKT}$ . In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock, with the exception of the LGTA/LUPWAIT signal, which is captured at the rising edge of the internal clock.



Local Bus



Figure 28. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (clock ratio of 4) (PLL Enabled)



## Table 45. I<sup>2</sup>C DC Electrical Characteristics (continued)

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%.

| Parameter                    | Symbol | Min | Max | Unit | Notes |
|------------------------------|--------|-----|-----|------|-------|
| Capacitance for each I/O pin | CI     | _   | 10  | pF   |       |

#### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8641 Integrated Host Processor Reference Manual for information on the digital filter used.

3. I/O pins will obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 46 provides the AC timing parameters for the  $I^2C$  interfaces.

## Table 46. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 45).

| Parameter  | Symbol <sup>1</sup>   | Min                                  | Мах              | Unit |
|--|-----------------------|--------------------------------------|------------------|------|
| SCL clock frequency  | f <sub>I2C</sub>      | 0                                    | 400              | kHz  |
| Low period of the SCL clock  | t <sub>I2CL</sub> 4   | 1.3                                  | —                | μS   |
| High period of the SCL clock   | t <sub>I2CH</sub> 4   | 0.6                                  | —                | μS   |
| Setup time for a repeated START condition  | t <sub>I2SVKH</sub> 4 | 0.6                                  | —                | μS   |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t <sub>I2SXKL</sub> 4 | 0.6                                  | —                | μS   |
| Data setup time  | t <sub>I2DVKH</sub> 4 | 100                                  | _                | ns   |
| Data input hold time:<br>CBUS compatible masters<br>I <sup>2</sup> C bus devices             | t <sub>i2DXKL</sub>   | 0 <sup>2</sup>                       | _                | μs   |
| Rise time of both SDA and SCL signals  | t <sub>I2CR</sub>     | 20 + 0.1 C <sub>B</sub> <sup>5</sup> | 300              | ns   |
| Fall time of both SDA and SCL signals  | t <sub>I2CF</sub>     | 20 + 0.1 C <sub>b</sub> <sup>5</sup> | 300              | ns   |
| Data output delay time   | t <sub>I2OVKL</sub>   | —                                    | 0.9 <sup>3</sup> | μS   |
| Set-up time for STOP condition   | <sup>t</sup> I2PVKH   | 0.6                                  | —                | μS   |
| Bus free time between a STOP and START condition   | t <sub>I2KHDX</sub>   | 1.3                                  | —                | μS   |
| Noise margin at the LOW level for each connected device (including hysteresis)               | V <sub>NL</sub>       | $0.1 \times OV_{DD}$                 |                  | V    |



# 15.4 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

# 15.5 Explanatory Note on Transmitter and Receiver Specifications

AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described.

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002.

XAUI has similar application goals to serial RapidIO, as described in Section 8.1. The goal of this standard is that electrical designs for serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

# 15.6 Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case shall be better than

- -10 dB for (Baud Frequency)/10 < Freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10\log(f/625 \text{ MHz}) \text{ dB}$  for  $625 \text{ MHz} \le \text{Freq}(f) \le \text{Baud}$  Frequency

The reference impedance for the differential return loss measurements is 100 Ohm resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, in each case have a minimum value 60 ps.

It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB and 15 ps at 3.125 GB.



| Transmitter Type        | V <sub>DIFF</sub> min<br>(mV) | V <sub>DIFF</sub> max<br>(mV) | A (UI) | B (UI) |
|-------------------------|-------------------------------|-------------------------------|--------|--------|
| 1.25 GBaud short range  | 250                           | 500                           | 0.175  | 0.39   |
| 1.25 GBaud long range   | 400                           | 800                           | 0.175  | 0.39   |
| 2.5 GBaud short range   | 250                           | 500                           | 0.175  | 0.39   |
| 2.5 GBaud long range    | 400                           | 800                           | 0.175  | 0.39   |
| 3.125 GBaud short range | 250                           | 500                           | 0.175  | 0.39   |
| 3.125 GBaud long range  | 400                           | 800                           | 0.175  | 0.39   |

Table 58. Transmitter Differential Output Eye Diagram Parameters

# 15.7 Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to (0.8)\*(Baud Frequency). This includes contributions from on-chip circuitry, the chip package and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100 Ohm resistive for differential return loss and 25 Ohm resistive for common mode.

| Characteristic                                     | Characteristic Symbol Min Max |      | nge               | Unit   | Notes  |
|--|-------------------------------|------|-------------------|--------|--|
| Characteristic                                     |                               |      | Unit              | Notes  |  |
| Differential Input Voltage                         | V <sub>IN</sub>               | 200  | 1600              | mV p-p | Measured at receiver   |
| Deterministic Jitter Tolerance                     | J <sub>D</sub>                | 0.37 | —                 | UI p-p | Measured at receiver   |
| Combined Deterministic and Random Jitter Tolerance | J <sub>DR</sub>               | 0.55 | _                 | UI p-p | Measured at receiver   |
| Total Jitter Tolerance <sup>1</sup>                | J <sub>T</sub>                | 0.65 | —                 | UI p-p | Measured at receiver   |
| Multiple Input Skew                                | S <sub>MI</sub>               | —    | 24                | ns     | Skew at the receiver input<br>between lanes of a multilane<br>link |
| Bit Error Rate                                     | BER                           | —    | 10 <sup>-12</sup> | —      | —  |
| Unit Interval                                      | UI                            | 800  | 800               | ps     | +/– 100 ppm  |

Table 59. Receiver AC Timing Specifications—1.25 GBaud

#### Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 55. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.



Continuous Jitter Test Pattern (CJPAT) defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100 \Omega$  resistive +/- 5% differential to 2.5 GHz.

## 15.9.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 Volts differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

# 15.9.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100  $\Omega$  resistive +/- 5% differential to 2.5 GHz.

# 15.9.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 8.6 and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 8-4 and Table 8-11. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 8.6 is then added to the signal and the test load is replaced by the receiver being tested.



8. Note that for MPC8641 (single core) the solder balls for the following signals/pins are not populated in the package: VDD\_Core1 (R16, R18, R20, T17, T19, T21, T23, U16, U18, U22, V17, V19, V21, V23, W16, W18, W20, W22, Y17, Y19, Y21, Y23, AA16, AA18, AA20, AA22, AB23, AC24) and SENSEVDD\_Core1 (U20).





## NOTES for Figure 58

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is defined by the spherical crowns of the solder balls.
- 5. Capacitors may not be present on all devices.
- 6. Caution must be taken not to short capacitors or expose metal capacitor pads on package top.
- 7. All dimensions symmetrical about centerlines unless otherwise specified.
- Note that for MPC8641 (single core) the solder balls for the following signals/pins are not populated in the package: VDD\_Core1 (R16, R18, R20, T17, T19, T21, T23, U16, U18, U22, V17, V19, V21, V23, W16, W18, W20, W22, Y17, Y19, Y21, Y23, AA16, AA18, AA20, AA22, AB23, AC24) and SENSEVDD\_Core1 (U20).



Signal Listings

| Name <sup>1</sup>       | Package Pin Number  | Pin Type   | Power Supply                                  | Notes         |
|-------------------------|---|--|---|---------------|
| XV <sub>DD_</sub> SRDS2 | AA25, AB28, AC26, AD27, AE25, AF28,<br>AH27, AK28, AM27, W24, Y27   | Serial I/O<br>Power Supply<br>for SerDes<br>Port 2 | XV <sub>DD</sub> _SRDS2<br>1.05/1.1 V         | _             |
| V <sub>DD</sub> _Core0  | L12, L13, L14, M13, M15, N12, N14, P11,<br>P13, P15, R12, R14, T11, T13, T15, U12,<br>U14, V11, V13, V15, W12, W14, Y12, Y13,<br>Y15, AA12, AA14, AB13  | Core 0 voltage<br>supply                           | V <sub>DD</sub> _Core0<br>0.95/1.05/1.1<br>V  | _             |
| V <sub>DD</sub> _Core1  | R16, R18, R20, T17, T19, T21, T23, U16,<br>U18, U22, V17, V19, V21, V23, W16, W18,<br>W20, W22, Y17, Y19, Y21, Y23, AA16,<br>AA18, AA20, AA22, AB23, AC24   | Core 1 voltage<br>supply                           | V <sub>DD</sub> _Core1<br>0.95/1.05/1.1<br>V  | 12, <i>S1</i> |
| V <sub>DD</sub> PLAT    | M16, M17, M18, N16, N20, N22, P17, P19,<br>P21, P23, R22  | Platform supply voltage                            | V <sub>DD</sub> _PLAT<br>1.05/1.1 V           | _             |
| AV <sub>DD</sub> _Core0 | B20   | Core 0 PLL<br>Supply                               | AV <sub>DD</sub> _Core0<br>0.95/1.05/1.1<br>V | _             |
| AV <sub>DD</sub> _Core1 | A19   | Core 1 PLL<br>Supply                               | AV <sub>DD</sub> _Core1<br>0.95/1.05/1.1<br>V | 12, <i>S2</i> |
| AV <sub>DD</sub> _PLAT  | B19   | Platform PLL<br>supply voltage                     | AV <sub>DD</sub> _PLAT<br>1.05/1.1 V          | _             |
| AV <sub>DD</sub> _LB    | A20   | Local Bus PLL<br>supply voltage                    | AV <sub>DD</sub> _LB<br>1.05/1.1 V            | _             |
| AV <sub>DD</sub> _SRDS1 | P32   | SerDes Port 1<br>PLL & DLL<br>Power Supply         | AV <sub>DD</sub> _SRDS1<br>1.05/1.1 V         | _             |
| AV <sub>DD</sub> _SRDS2 | AF32  | SerDes Port 2<br>PLL & DLL<br>Power Supply         | AV <sub>DD</sub> _SRDS2<br>1.05/1.1 V         | _             |
| GND                     | C3, C6, C9, C12, C15, C23, C26, E5, E8,<br>E11, E14, E18, E25, E28, F3, G7, G10, G13,<br>G20, G23, G27, G30, H5, J3, J9, J12, J15,<br>J22, J25, K7, L5, L20, M3, M9, M12, N7,<br>N11, N13, N15, N17, N19, N21, N23, P5,<br>P12, P16, P20, P22, R3, R9, R11, R13, R15,<br>R17, R19, R21, R23, T7, T12, T14, T16,<br>T18, T20, T22, U5, U11,U13, U15, U17,<br>U19, U21, U23, V3, V9, V12, V14, V16, V18,<br>V22, W7, W11, W13, W15, W17, W19, W21,<br>W23,Y5, Y14, Y16, Y18, Y20, Y22, AA3,<br>AA9, AA13, AA15, AA17, AA19, AA21,<br>AA23, AB7, AB24, AC5, AC11, AD3, AD9,<br>AD15, AE7, AE13, AE18, AF5, AF11, AF21,<br>AF24, AG3, AG9, AH7, AH13, AJ5, AJ11,<br>AK3, AK9, AK15, AK19, AK23, AL7, AL13 | GND  |   |               |

| Table 63. MPC8641 Signal Reference by Functional Block (contin | nued) |
|--|-------|
|--|-------|



## Table 63. MPC8641 Signal Reference by Functional Block (continued)

|  | Name <sup>1</sup> | Package Pin Number | Pin Type | Power Supply | Notes |
|--|-------------------|--------------------|----------|--------------|-------|
|--|-------------------|--------------------|----------|--------------|-------|

## Note:

- 1. Multi-pin signals such as D1\_MDQ[0:63] and D2\_MDQ[0:63] have their physical package pin numbers listed in order corresponding to the signal names.
- 2. Stub Series Terminated Logic (SSTL-18 and SSTL-25) type pins.
- 3. If a DDR port is not used, it is possible to leave the related power supply (Dn\_GVDD, Dn\_MVREF) turned off at reset. Note that these power supplies can only be powered up again at reset for functionality to occur on the DDR port.
- 4. Low Voltage Differential Signaling (LVDS) type pins.
- 5. Low Voltage Transistor-Transistor Logic (LVTTL) type pins.
- 6. This pin is a reset configuration pin and appears again in the Reset Configuration Signals section of this table. See the Reset Configuration Signals section of this table for config name and connection details.
- 7. Recommend a weak pull-up resistor  $(1-10 \text{ k}\Omega)$  be placed from this pin to its power supply.
- 8. Recommend a weak pull-down resistor (2–10 k $\Omega$ ) be placed from this pin to ground.
- 9. This multiplexed pin has input status in one mode and output in another
- 10. This pin is a multiplexed signal for different functional blocks and appears more than once in this table.
- 11. This pin is open drain signal.
- 12. Functional only on the MPC8641D.
- 13. These pins should be left floating.
- 14. These pins should be connected to  $SV_{DD}$ .
- 15. These pins should be pulled to ground with a strong resistor (270- $\Omega$  to 330- $\Omega$ ).
- 16. These pins should be connected to OVDD.
- 17. This is a SerDes PLL/DLL digital test signal and is only for factory use.
- 18. This is a SerDes PLL/DLL analog test signal and is only for factory use.
- 19. This pin should be pulled to ground with a 100- $\!\Omega$  resistor.
- 20. The pins in this section are reset configuration pins. Each pin has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
- 21. Should be pulled down at reset if platform frequency is at 400 MHz.
- 22. These pins require 4.7-kΩ pull-up or pull-down resistors and must be driven as they are used to determine PLL configuration ratios at reset.
- 23. This output is actively driven during reset rather than being tri-stated during reset.
- 24 These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 25. This pin should NOT be pulled down (or driven low) during reset.
- 26. These are test signals for factory use only and must be pulled up (100- $\Omega$  to 1- k $\Omega$ ) to OVDD for normal machine operation.
- 27. Dn\_MDIC[0] should be connected to ground with an 18-Ω resistor +/- 1-Ω and Dn\_MDIC[1] should be connected Dn\_GVDD with an 18-Ω resistor +/- 1-Ω. These pins are used for automatic calibration of the DDR IOs.
- 28. Pin N18 is recommended as a reference point for determining the voltage of V<sub>DD</sub>\_PLAT and is hence considered as the V<sub>DD</sub>\_PLAT sensing voltage and is called SENSEVDD\_PLAT.
- 29. Pin P18 is recommended as the ground reference point for SENSEVDD\_PLAT and is called SENSEVSS\_PLAT.
- 30. This pin should be pulled to ground with a 200- $\Omega$  resistor.
- 31. These pins are connected to the power/ground planes internally and may be used by the core power supply to improve tracking and regulation.
- 32. Must be tied low if unused
- 33. These pins may be used as defined functional reset configuration pins in the future. Please include a resistor pull up/down option to allow flexibility of future designs.
- 34. Used as serial data output for SRIO 1x/4x link.
- 35. Used as serial data input for SRIO 1x/4x link.
- 36. This pin requires an external 4.7-kΩ pull-down resistor to pevent PHY from seeing a valid Transmit Enable before it is actively driven.





## Figure 59. FC-CBGA Package Exploded Cross-Sectional View with Several Heat Sink Options

There are several commercially-available heat sinks for the MPC8641 provided by the following vendors:

| Aavid Thermalloy<br>80 Commercial St.<br>Concord, NH 03301<br>Internet: www.aavidthermalloy.com                             | 603-224-9988   |
|---|----------------|
| Advanced Thermal Solutions<br>89 Access Road #27.<br>Norwood, MA02062<br>Internet: www.qats.com                             | 781-769-2800   |
| Alpha Novatech<br>473 Sapena Ct. #12<br>Santa Clara, CA 95054<br>Internet: www.alphanovatech.com                            | 408-749-7601   |
| Calgreg Thermal Solutions<br>60 Alhambra Road, Suite 1<br>Warwick, RI 02886<br>Internet: www.calgreg.com                    | 888-732-6100   |
| International Electronic Research Corporation (IER<br>413 North Moss St.<br>Burbank, CA 91502<br>Internet: www.ctscorp.com  | C)818-842-7277 |
| Millennium Electronics (MEI)<br>Loroco Sites<br>671 East Brokaw Road<br>San Jose, CA 95112<br>Internet: www.mei-thermal.com | 408-436-8770   |



## **19.2.2 Thermal Interface Materials**

A thermal interface material is recommended at the package-to-heat sink interface to minimize the thermal contact resistance. Figure 61 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

Often, heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 59). Therefore, synthetic grease offers the best thermal performance, considering the low interface pressure, and is recommended due to the high power dissipation of the MPC8641. Of course, the selection of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so on.



Figure 61. Thermal Performance of Select Thermal Interface Material

The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based on high conductivity and mechanical strength to meet equipment shock/vibration requirements. There are several commercially available thermal interfaces and adhesive materials provided by the following vendors:



For other pin pull-up or pull-down recommendations of signals, please see Section 17, "Signal Listings."

# 20.7 Output Buffer DC Impedance

The MPC8641 drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 66). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_p$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_p$  then becomes the resistance of the pull-up devices.  $R_p$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_p + R_N)/2$ .



Figure 66. Driver Impedance Measurement

Table 73 summarizes the signal impedance targets. The driver impedances are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

| Impedance      | DUART, Control,<br>Configuration, Power<br>Management | PCI<br>Express | DDR DRAM  | Symbol         | Unit |
|----------------|---|----------------|-----------|----------------|------|
| R <sub>N</sub> | 43 Target   | 25 Target      | 20 Target | Z <sub>0</sub> | W    |
| R <sub>P</sub> | 43 Target   | 25 Target      | 20 Target | Z <sub>0</sub> | W    |

**Table 73. Impedance Characteristics** 

Note: Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .



System Design Information



#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.

## Figure 68. JTAG/COP Interface Connection for one MPC8641 device