# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e600
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	1023-BCBGA, FCCBGA
Supplier Device Package	1023-FCCBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641dvu1333je

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 4 Input Clocks

Table 7 provides the system clock (SYSCLK) DC specifications for the MPC8641.

### Table 7. SYSCLK DC Electrical Characteristics (OVDD = 3.3 V ± 165 mV)

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>		±5	μA

#### Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 4.1 System Clock Timing

Table 8 provides the system clock (SYSCLK) AC timing specifications for the MPC8641.

### Table 8. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with  $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$ .

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	fsysclk	66	—	166.66	MHz	1
SYSCLK cycle time	t <sub>SYSCLK</sub>	6	—	_	ns	_
SYSCLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	—	60	%	3
SYSCLK jitter	_			150	ps	4, 5

Notes:

- Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 18.2, "MPX to SYSCLK PLL Ratio," and Section 18.3, "e600 to MPX clock PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.4 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the short term jitter only and is guaranteed by design.
- 5. The SYSCLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter. Note that the frequency modulation for SYSCLK reduces significantly for the spread spectrum source case. This is to guarantee what is supported based on design.

# 4.1.1 SYSCLK and Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 8 considers short-term (cycle-to-cycle) jitter only and the clock generator's cycle-to-cycle output jitter

### DDR and DDR2 SDRAM

Table 15 provides the recommended operating conditions for the DDR SDRAM component(s) when  $Dn_GV_{DD}(typ) = 2.5 \text{ V}.$ 

Parameter/Condition	Symbol	Min	Min Max		Notes
I/O supply voltage	D <i>n_</i> GV <sub>DD</sub>	2.375	375 2.625		1
I/O reference voltage	Dn_MV <sub>REF</sub>	$0.49 \times Dn_GV_{DD}$	$19 \times Dn_GV_{DD} \qquad 0.51 \times Dn_GV_{DD}$		2
I/O termination voltage	V <sub>TT</sub>	D <i>n</i> _MV <sub>REF</sub> – 0.04	MV <sub>REF</sub> – 0.04 D <i>n</i> _MV <sub>REF</sub> + 0.04		3
Input high voltage	V <sub>IH</sub>	D <i>n</i> _MV <sub>REF</sub> + 0.15	D <i>n</i> _GV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	-0.3	D <i>n</i> _MV <sub>REF</sub> - 0.15	V	—
Output leakage current	I <sub>OZ</sub>	-50	50	μA	4
Output high current (V <sub>OUT</sub> = 1.95 V)	I <sub>ОН</sub>	-16.2	—	mA	—
Output low current (V <sub>OUT</sub> = 0.35 V)	I <sub>OL</sub>	16.2	_	mA	—

Table	15 DDR	SDRAM DC	<b>Electrical</b>	Characteristics	for Dn	GV	(tvn)	- 251	/
lable	15. DDn	SURAW DC	Electrical	Characteristics			(LYP)	= 2.5	

### Notes:

1.  $Dn_GV_{DD}$  is expected to be within 50 mV of the DRAM  $Dn_GV_{DD}$  at all times.

2.  $MV_{REF}$  is expected to be equal to  $0.5 \times Dn_{GV_{DD}}$ , and to track  $Dn_{GV_{DD}}$  DC variations as measured at the receiver. Peak-to-peak noise on  $Dn_{MV_{REF}}$  may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to Dn\_MV<sub>REF</sub>. This rail should track variations in the DC level of Dn\_MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  D*n*\_GV<sub>DD</sub>.

Table 16 provides the DDR capacitance when  $Dn \text{ } \text{GV}_{DD}$  (typ)=2.5 V.

### Table 16. DDR SDRAM Capacitance for Dn\_GV<sub>DD</sub> (typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	—	0.5	pF	1

#### Note:

1. This parameter is sampled.  $Dn_GV_{DD} = 2.5 V \pm 0.125 V$ , f = 1 MHz,  $T_A = 25^{\circ}C$ ,  $V_{OUT} = Dn_GVDD/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

### Table 17 provides the current draw characteristics for $MV_{REF}$ .

### Table 17. Current Draw Characteristics for MV<sub>REF</sub>

Parameter / Condition	Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub>	I <sub>MVREF</sub>	—	500	μA	1

1. The voltage regulator for  $\text{MV}_{\text{REF}}$  must be able to supply up to 500  $\mu\text{A}$  current.



# 6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

### 6.2.1 DDR SDRAM Input AC Timing Specifications

Table 18 provides the input AC timing specifications for the DDR2 SDRAM when  $Dn GV_{DD}(typ)=1.8 V$ .

### Table 18. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions

Parameter Symbol Min		Min	Мах	Unit	Notes
AC input low voltage 400, 533 MHz 600 MHz	V <sub>IL</sub>	_	D <i>n_</i> MV <sub>REF</sub> – 0.25 D <i>n_</i> MV <sub>REF</sub> – 0.20	V	_
AC input high voltage 400, 533 MHz 600 MHz	V <sub>IH</sub>	D <i>n_</i> MV <sub>REF</sub> + 0.25 D <i>n_</i> MV <sub>REF</sub> + 0.20	_	V	

Table 19 provides the input AC timing specifications for the DDR SDRAM when  $Dn_GV_{DD}(typ)=2.5$  V.

 Table 19. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	—	D <i>n</i> _MV <sub>REF</sub> – 0.31	V	—
AC input high voltage	V <sub>IH</sub>	D <i>n</i> _MV <sub>REF</sub> + 0.31	_	V	—

Table 20 provides the input AC timing specifications for the DDR SDRAM interface.

### Table 20. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions.

Parameter	Symbol	Min	Мах	Unit	Notes
Controller Skew for MDQS—MDQ/MECC	<sup>t</sup> CISKEW	—		ps	1, 2
600 MHz	—	-240	240	_	3
533 MHz	—	-300	300	—	3
400 MHz	_	-365	365		_

Note:

1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the following equation: t<sub>DISKEW</sub> =+/-(T/4 - abs(t<sub>CISKEW</sub>)) where T is the clock period and abs(t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.
- 3. Maximum DDR1 frequency is 400 MHz.



### Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management



Timing diagrams for FIFO appear in Figure 8 and Figure 9.

Figure 9. FIFO Receive AC Timing Diagram

### 8.2.2 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

### 8.2.2.1 GMII Transmit AC Timing Specifications

Table 28 provides the GMII transmit AC timing specifications.

### Table 28. GMII Transmit AC Timing Specifications

At recommended operating conditions with L/TV\_DD of 3.3 V  $\pm$  5% and 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5	_	—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t <sub>GTKHDX</sub>	0.5	—	5.0	ns
GTX_CLK data clock rise time (20%-80%)	t <sub>GTXR</sub> 2	_	_	1.0	ns



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

### Table 29. GMII Receive AC Timing Specifications (continued)

At recommended operating conditions with L/TV<sub>DD</sub> of 3.3 V  $\pm$  5% and 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
RX_CLK clock fall time (80%-20%)	t <sub>GRXF</sub> 2		_	1.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

2. Guaranteed by design.

3. ±100 ppm tolerance on RX\_CLK frequency

Figure 11 provides the AC test load for eTSEC.



Figure 11. eTSEC AC Test Load

Figure 12 shows the GMII receive AC timing diagram.



Figure 12. GMII Receive AC Timing Diagram



### 8.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when TBICON[CLKSEL] = 1 a 125-MHz TBI receive clock is supplied on TSEC $n_RX_CLK$  pin (no receive clock is used on TSEC $n_TX_CLK$  in this mode, whereas for the dual-clock mode this is the PMA1 receive clock). The 125-MHz transmit clock is applied on the TSEC GTX CLK125 pin in all TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in Table 34.

Table 34. TBI single-clock Mode Receive AC Timing Specification

At recommended operating conditions with L/TV<sub>DD</sub> of 3.3 V  $\pm$  5% and 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>TRR</sub> <sup>1</sup>	7.5	8.0	8.5	ns
RX_CLK duty cycle	t <sub>TRRH/</sub> t <sub>TRR</sub>	40	50	60	%
RX_CLK peak-to-peak jitter	t <sub>TRRJ</sub>		—	250	ps
Rise time RX_CLK (20%–80%)	t <sub>TRRR</sub>	-	—	1.0	ns
Fall time RX_CLK (80%–20%)	t <sub>TRRF</sub>	_	—	1.0	ns
RCG[9:0] setup time to RX_CLK rising edge	t <sub>TRRDVKH</sub>	2.0	—	—	ns
RCG[9:0] hold time to RX_CLK rising edge	t <sub>TRRDXKH</sub>	1.0	_	_	ns

<sup>1</sup> ±100 ppm tolerance on RX\_CLK frequency

A timing diagram for TBI receive appears in Figure 18.



Figure 18. TBI Single-Clock Mode Receive AC Timing Diagram

### 8.2.6 RGMII and RTBI AC Timing Specifications

Table 35 presents the RGMII and RTBI AC timing specifications.

### Table 35. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $L/TV_{DD}$  of 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub> 5	-500	0	500	ps
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0		2.8	ns



# 9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI and RTBI are specified in "Section 8, "Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management."

# 9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 38.

Parameter	Symbol	Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	3.135	3.465	V
Output high voltage (OV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.10		V
Output low voltage (OV <sub>DD</sub> =Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.50	V
Input high voltage	V <sub>IH</sub>	1.70	_	V
Input low voltage	V <sub>IL</sub>	—	0.90	V
Input high current ( $OV_{DD} = Max, V_{IN}^{1} = 2.1 V$ )	IIH	_	40	μA
Input low current ( $OV_{DD} = Max, V_{IN} = 0.5 V$ )	Ι <sub>ΙL</sub>	-600	_	μA

Table 38. MII Management DC Electrical Characteristics

### Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 9.2 MII Management AC Electrical Specifications

Table 39 provides the MII management AC timing specifications.

 Table 39. MII Management AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  is 3.3 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
MDC frequency	f <sub>MDC</sub>	2.5	_	9.3	MHz	2, 4
MDC period	t <sub>MDC</sub>	80	—	400	ns	—
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	—	ns	—
MDC to MDIO valid	t <sub>MDKHDV</sub>	16*t <sub>MPXCLK</sub>	—	—	ns	5
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	—	16*t <sub>MPXCLK</sub>	ns	3, 5
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	—	—	ns	—

l<sup>2</sup>C

### Table 46. I<sup>2</sup>C AC Electrical Specifications (continued)

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 45).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	_	V

#### Note:

- 1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>12DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>12SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>
- 2. As a transmitter, the MPC8641 provides a delay time of at least 300 ns for the SDA signal (referred to the Vihmin of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When MPC8641 acts as the I<sup>2</sup>C bus master while transmitting, MPC8641 drives both SCL and SDA. As long as the load on SCL and SDA are balanced, MPC8641 would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for MPC8641 as transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I<sup>2</sup>C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I<sup>2</sup>C SCL clock frequency is 400 KHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

I <sup>2</sup> C Source Clock Frequency	333 MHz	266 MHz	200 MHz	133 MHz
FDR Bit Setting	0x2A	0x05	0x26	0x00
Actual FDR Divider Selected	896	704	512	384
Actual I <sup>2</sup> C SCL Frequency Generated	371 KHz	378 KHz	390 KHz	346 KHz

For the detail of I<sup>2</sup>C frequency calculation, refer to the application note AN2919 "Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL". Note that the I<sup>2</sup>C Source Clock Frequency is half of the MPX clock frequency for MPC8641.

- 3. The maximum t<sub>I2DXKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4. Guaranteed by design.
- 5.  $C_B$  = capacitance of one bus line in pF.

Figure 32 provides the AC test load for the  $I^2C$ .



Figure 36. I<sup>2</sup>C AC Test Load





Figure 37 shows the AC timing diagram for the  $I^2C$  bus.



Figure 37. I<sup>2</sup>C Bus AC Timing Diagram

# 13 High-Speed Serial Interfaces (HSSI)

The MPC8641D features two Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes1 interface is dedicated for PCI Express data transfers. The SerDes2 can be used for PCI Express and/or Serial RapidIO data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

# 13.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 38 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output (SD*n*\_TX and  $\overline{SDn}_T\overline{X}$ ) or a receiver input (SD*n*\_RX and  $\overline{SDn}_R\overline{X}$ ). Each signal swings between A Volts and B Volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

### 1. Single-Ended Swing

The transmitter output signals and the receiver input signals  $SDn_TX$ ,  $\overline{SDn_TX}$ ,  $SDn_RX$  and  $\overline{SDn_RX}$  each have a peak-to-peak swing of A – B Volts. This is also referred as each signal wire's Single-Ended Swing.

### 2. Differential Output Voltage, V<sub>OD</sub> (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SDn_TX} - V_{\overline{SDn_TX}}$ . The  $V_{OD}$  value can be either positive or negative.

3. Differential Input Voltage, V<sub>ID</sub> (or Differential Input Swing):



 The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes reference clock input requirement for single-ended signaling mode.

— To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SDn\_REF\_CLK) through the same source impedance as the clock input (SDn\_REF\_CLK) in use.



SDn\_REF\_CLK

### Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)











# 14.4.3 Differential Receiver (RX) Input Specifications

Table 50 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
V <sub>RX-DIFFp-p</sub>	Differential Peak-to-Peak Output Voltage	0.175	_	_	V	$V_{RX-DIFF_{p-p}} = 2^{*} V_{RX-D_{+}} - V_{RX-D_{-}} $ See Note 2.
T <sub>RX-EYE</sub>	Minimum Receiver Eye Width	0.4	_		UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} =$ 1 – $T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.
T <sub>RX-EYE-MEDIAN-to-MAX</sub> -JITTER	Maximum time between the jitter median and maximum deviation from the median.		_	0.3	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{RX-DIFFp-p} = 0 V$ ) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 7.
V <sub>RX-CM-ACp</sub>	AC Peak Common Mode Input Voltage	—	—	150	mV	$\label{eq:VRX-CM-ACp} \begin{split} & V_{RX-CM-ACp} = IV_{RXD+} - V_{RXD-}I/2 - V_{RX-CM-DC} \\ & V_{RX-CM-DC} = DC_{(avg)} \text{ of } IV_{RX-D+} - V_{RX-D-}I/2 \\ & See Note 2 \end{split}$
RL <sub>RX-DIFF</sub>	Differential Return Loss	15	_	_	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at +300 mV and –300 mV, respectively. See Note 4
RL <sub>RX-CM</sub>	Common Mode Return Loss	6	_	—	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at 0 V. See Note 4
Z <sub>RX-DIFF-DC</sub>	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential mode impedance. See Note 5
Z <sub>RX-DC</sub>	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D– DC Impedance ( $50 \pm 20\%$ tolerance). See Notes 2 and 5.
Z <sub>RX-HIGH-IMP-DC</sub>	Powered Down DC Input Impedance	200 k	_	_	Ω	Required RX D+ as well as D– DC Impedance when the Receiver terminations do not have power. See Note 6.
V <sub>RX-IDLE-DET-DIFFp-p</sub>	Electrical Idle Detect Threshold	65	_	_	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2^{*} V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the Receiver

Table 50. Differential Receive	r (RX) Input Specifications
--------------------------------	-----------------------------



Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes		
SD1_PLL_TPA	T28	Analog	SV <sub>DD</sub>	13, 18		
SD1_DLL_TPD	N28	0	SV <sub>DD</sub>	13, 17		
SD1_DLL_TPA	P31	Analog	SV <sub>DD</sub>	13, 18		
	High Speed I/O Interface 2 (	SERDES 2) <sup>4</sup>				
SD2_TX[0:3]	Y24, AA27, AB25, AC27	0	SV <sub>DD</sub>	—		
SD2_TX[4:7]	AE27, AG27, AJ27, AL27	0	SV <sub>DD</sub>	34		
SD2_TX[0:3]	Y25, AA28, AB26, AC28	0	SV <sub>DD</sub>	—		
SD2_TX[4:7]	AE28, AG28, AJ28, AL28	0	SV <sub>DD</sub>	34		
SD2_RX[0:3]	Y30, AA32, AB30, AC32	I	SV <sub>DD</sub>	32		
SD2_RX[4:7]	AH30, AJ32, AK30, AL32	I	SV <sub>DD</sub>	32, 35		
SD2_RX[0:3]	Y29, AA31, AB29, AC31	I	SV <sub>DD</sub>	—		
SD2_RX[4:7]	AH29, AJ31, AK29, AL31	I	SV <sub>DD</sub>	35		
SD2_REF_CLK	AE32	I	SV <sub>DD</sub>	—		
SD2_REF_CLK	AE31	I	SV <sub>DD</sub>	—		
SD2_IMP_CAL_TX	AM29	Analog	SV <sub>DD</sub>	19		
SD2_IMP_CAL_RX	AA26	Analog	SV <sub>DD</sub>	30		
SD2_PLL_TPD	AF29	0	SV <sub>DD</sub>	13, 17		
SD2_PLL_TPA	AF31	Analog	SV <sub>DD</sub>	13, 18		
SD2_DLL_TPD	AD29	0	SV <sub>DD</sub>	13, 17		
SD2_DLL_TPA	AD30	Analog	SV <sub>DD</sub>	13, 18		
	Special Connection Require	ement pins	·			
No Connects	K24, K25, P28, P29, W26, W27, AD25, AD26	_	-	13		
Reserved	H30, R32, V28, AG32	—	—	14		
Reserved	H29, R31, W28, AG31	—	—	15		
Reserved	AD24, AG26	—	—	16		
Ethernet Miscellaneous Signals <sup>5</sup>						
EC1_GTX_CLK125	AL23	I	LV <sub>DD</sub>	39		
EC2_GTX_CLK125	AM23	I	TV <sub>DD</sub>	39		
EC_MDC	G31	0	OV <sub>DD</sub>	_		
EC_MDIO	G32	I/O	OV <sub>DD</sub>	_		
eTSEC Port 1 Signals <sup>5</sup>						

### Table 63. MPC8641 Signal Reference by Functional Block (continued)



Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes				
IRQ[9]/DMA_DREQ[3]	B30	I	OV <sub>DD</sub>	10				
IRQ[10]/DMA_DACK[3]	C30	I	OV <sub>DD</sub>	9, 10				
IRQ[11]/DMA_DDONE[3]	D30	I	OV <sub>DD</sub>	9, 10				
IRQ_OUT	J26	0	OV <sub>DD</sub>	7, 11				
	DUART Signals <sup>5</sup>		- <b>I I</b>					
UART_SIN[0:1]	B32, C32	I	OV <sub>DD</sub>	_				
UART_SOUT[0:1]	D31, A32	0	OV <sub>DD</sub>	_				
UART_CTS[0:1]	A31, B31	I	OV <sub>DD</sub>	_				
UART_RTS[0:1]	C31, E30	0	OV <sub>DD</sub>	_				
	l <sup>2</sup> C Signals							
IIC1_SDA	A16	I/O	OV <sub>DD</sub>	7, 11				
IIC1_SCL	B17	I/O	OV <sub>DD</sub>	7, 11				
IIC2_SDA	A21	I/O	OV <sub>DD</sub>	7, 11				
IIC2_SCL	B21	I/O	OV <sub>DD</sub>	7, 11				
	System Control Signals <sup>5</sup>							
HRESET	B18	Ι	OV <sub>DD</sub>	—				
HRESET_REQ	K18	0	OV <sub>DD</sub>					
SMI_0	L15	Ι	OV <sub>DD</sub>					
SMI_1	L16	Ι	OV <sub>DD</sub>	12, <i>S4</i>				
SRESET_0	C20	-	OV <sub>DD</sub>	—				
SRESET_1	C21	I	OV <sub>DD</sub>	12, <i>S4</i>				
CKSTP_IN	L18	I	OV <sub>DD</sub>	—				
CKSTP_OUT	L17	0	OV <sub>DD</sub>	7, 11				
READY/TRIG_OUT	J13	0	OV <sub>DD</sub>	10, 25				
	Debug Signals <sup>5</sup>							
TRIG_IN	J14	I	OV <sub>DD</sub>	—				
TRIG_OUT/READY	J13	0	OV <sub>DD</sub>	10, 25				
D1_MSRCID[0:1]/ LB_SRCID[0:1]	F15, K15	0	OV <sub>DD</sub>	6, 10				
D1_MSRCID[2]/ LB_SRCID[2]	K14	0	OV <sub>DD</sub>	10, 25				
D1_MSRCID[3:4]/ LB_SRCID[3:4]	H15, G15	0	OV <sub>DD</sub>	10				
D2_MSRCID[0:4]	E16, C17, F16, H16, K16	0	OV <sub>DD</sub>	_				

### Table 63. MPC8641 Signal Reference by Functional Block (continued)



Signal Listings

Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes
D1_MDVAL/LB_DVAL	J16	0	OV <sub>DD</sub>	10
D2_MDVAL	D19	0	OV <sub>DD</sub>	_
	Power Management Si	gnals <sup>5</sup>		
ASLEEP	C19	0	OV <sub>DD</sub>	_
	System Clocking Sig	nals <sup>5</sup>		
SYSCLK	G16	I	OV <sub>DD</sub>	_
RTC	K17	I	OV <sub>DD</sub>	32
CLK_OUT	B16	0	OV <sub>DD</sub>	23
	Test Signals <sup>5</sup>			
LSSD_MODE	C18	I	OV <sub>DD</sub>	26
TEST_MODE[0:3]	C16, E17, D18, D16	I	OV <sub>DD</sub>	26
	JTAG Signals <sup>5</sup>			
ТСК	H18	I	OV <sub>DD</sub>	_
TDI	J18	I	OV <sub>DD</sub>	24
TDO	G18	0	OV <sub>DD</sub>	23
TMS	F18	I	OV <sub>DD</sub>	24
TRST	A17	I	OV <sub>DD</sub>	24
	Miscellaneous <sup>5</sup>			
Spare	J17	—	—	13
GPOUT[0:7]/ TSEC1_TXD[0:7]	AF25, AC23, AG24, AG23, AE24, AE23, AE22, AD22	0	OV <sub>DD</sub>	6, 10
GPIN[0:7]/ TSEC1_RXD[0:7]	AL25, AL24, AK26, AK25, AM26, AF26, AH24, AG25	I	OV <sub>DD</sub>	10
GPOUT[8:15]/ TSEC2_TXD[0:7]	AB20, AJ23, AJ22, AD19, AH23, AH21, AG22, AG21	0	OV <sub>DD</sub>	10
GPIN[8:15]/ TSEC2_RXD[0:7]	AL22, AK22, AM21, AH20, AG20, AF20, AF23, AF22	I	OV <sub>DD</sub>	10
	Additional Analog Si	gnals		
TEMP_ANODE	AA11	Thermal	—	_
TEMP_CATHODE	Y11	Thermal	—	_
	Sense, Power and GND	Signals		
SENSEV <sub>DD</sub> Core0	M14	V <sub>DD</sub> _Core0 sensing pin	—	31
SENSEV <sub>DD</sub> Core1	U20	V <sub>DD</sub> _Core1 sensing pin	—	12,31, <i>S1</i>



### Table 63. MPC8641 Signal Reference by Functional Block (continued)

Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes		
07 This sis is only on extruct in FIFO mode when youd on Dy Flow Control						

- 37. This pin is only an output in FIFO mode when used as Rx Flow Control.
- 38.This pin functions as cfg\_dram\_type[0 or 1] at reset and MUST BE VALID BEFORE HRESET ASSERTION in device sleep mode.
- 39. Should be pulled to ground if unused (such as in FIFO, MII and RMII modes).
- 40. See Section 18.4.2, "Platform to FIFO Restrictions" for clock speed limitations for this pin when used in FIFO mode.
- 41. The phase between the output clocks TSEC1\_GTX\_CLK and TSEC2\_GTX\_CLK (ports 1 and 2) is no more than 100 ps. The phase between the output clocks TSEC3\_GTX\_CLK and TSEC4\_GTX\_CLK (ports 3 and 4) is no more than 100 ps.
- 42. For systems which boot from Local Bus (GPCM)-controlled flash, a pullup on LGPL4 is required.

### Special Notes for Single Core Device:

- S1. Solder ball for this signal will not be populated in the single core package.
- S2. The PLL filter from V<sub>DD</sub>\_Core1 to AV<sub>DD</sub>\_Core1 should be removed. AV<sub>DD</sub>\_Core1 should be pulled to ground with a weak (2–10 k $\Omega$ ) resistor. See Section 20.2.1, "PLL Power Supply Filtering" for more details.
- S3. This pin should be pulled to GND for the single core device.
- S4. No special requirement for this pin on single core device. Pin should be tied to power supply as directed for dual core.

# 18 Clocking

This section describes the PLL configuration of the MPC8641. Note that the platform clock is identical to the MPX clock.

# 18.1 Clock Ranges

Table 64 provides the clocking specifications for the processor cores and Table 65 provides the clocking specifications for the memory bus. Table 66 provides the clocking for the Platform/MPX bus and Table 67 provides the clocking for the Local bus.

	Maximum Processor Core Frequency									
Characteristic	1000 MHz		1250MHz		1333MHz		1500 MHz		Unit	Notes
	Min	Max	Min	Max	Min	Max	Min	Max		
e600 core processor frequency	800	1000	800	1250	800	1333	800	1500	MHz	1, 2

Table 64. Processor Core Clocking Specifications

Notes:

 Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 18.2, "MPX to SYSCLK PLL Ratio," and Section 18.3, "e600 to MPX clock PLL Ratio," for ratio settings.

2. The minimum e600 core frequency is based on the minimum platform clock frequency of 400 MHz.



# **18.4.1 SYSCLK to Platform Frequency Options**

Table 70 shows some SYSCLK frequencies and the expected MPX frequency values based on the MPX clock to SYSCLK ratio. Note that frequencies between 400 MHz and 500 MHz are NOT supported on the platform. See note regarding *cfg\_platform\_freq* in Section 17, "Signal Listings," because it is a reset configuration pin that is related to platform frequency.



Table 70. Frequency Options of SYSCLK with Respect to Platform/MPX Clock Speed

SYSCLK frequency range is 66-167 MHz. Platform clock/ MPX frequency range is 400 MHz, 500-600 MHz.

### 18.4.2 Platform to FIFO Restrictions

Please note the following FIFO maximum speed restrictions based on platform speed.

For FIFO GMII mode:

```
FIFO TX/RX clock frequency <= platform clock frequency/4.2
```

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 127 MHz

For FIFO encoded mode:

```
FIFO TX/RX clock frequency <= platform clock frequency/3.2
```

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 167 MHz





Top View of Model (Not to Scale)

Figure 62. Recommended Thermal Model of MPC8641

### 19.2.4 Temperature Diode

The MPC8641 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each device be individually calibrated.

The following are the specifications of the MPC8641 on-board temperature diode:

 $V_{f} > 0.40 V$ 

 $V_{f} < 0.90 V$ 

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[ e^{\frac{qV_f}{nKT}} - 1 \right]$$





**Note:** For single core device the filter circuit (in the dashed box) should be removed and  $AV_{DD}$ \_Core1 should be tied to ground with a weak (2-10 k $\Omega$ ) pull-down resistor.

### Figure 64. MPC8641 PLL Power Supply Filter Circuit (for cores)

The AV<sub>DD</sub>\_SRDS*n* signals provide power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV<sub>DD</sub>\_SRDS*n* balls to ensure it filters out as much noise as possible. The ground connection should be near the AV<sub>DD</sub>\_SRDS*n* balls. The 0.003- $\mu$ F capacitor is closest to the balls, followed by the two 2.2- $\mu$ F capacitors, and finally the 1  $\Omega$  resistor to the board supply plane. The capacitors are connected from AV<sub>DD</sub>\_SRDS*n* to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.



1. An 0805 sized capacitor is recommended for system initial bring-up.

Figure 65. SerDes PLL Power Supply Filter

Note the following:

- AV<sub>DD</sub>\_SRDS*n* should be a filtered version of SV<sub>DD</sub>.
- Signals on the SerDes interface are fed from the SV<sub>DD</sub> power plan.

# 20.2.2 PLL Power Supply Sequencing

For details on power sequencing for the  $AV_{DD}$  type and supplies refer to Section 2.2, "Power Up/Down Sequence."

# 20.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8641 system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system



The COP interface has a standard header, shown in Figure 67, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header shown in Figure 67; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 67 is common to all known emulators.

For a multi-processor non-daisy chain configuration, Figure 68, can be duplicated for each processor. The recommended daisy chain configuration is shown in Figure 69. Please consult with your tool vendor to determine which configuration is supported by their emulator.

# 20.9.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 68. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to  $OV_{DD}$  through a 10 k $\Omega$  resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.



Figure 67. COP Connector Physical Pinout



Ordering Information

# 21 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 21.1, "Part Numbers Fully Addressed by This Document."

# 21.1 Part Numbers Fully Addressed by This Document

Table 74 provides the Freescale part numbering nomenclature for the MPC8641. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MC	nnnn	x	XX	nnnn	x	x
Product Code	Part Identifier	Core Count	Package <sup>1</sup>	Core Processor Frequency <sup>2</sup> (MHz)	DDR speed (MHz)	Product Revision Level
MC	8641	Blank = Single Core D = Dual Core	HX = High-lead HCTE FC-CBGA VU = RoHS lead-free HCTE FC-CBGA <sup>5</sup> VJ = lead-free HCTE FC-CBGA <sup>6</sup>	1000, 1250, 1333, 1500	N = 500 MHz <sup>4</sup> K = 600 MHz J = 533 MHz H = 500 MHz G = 400 MHz	Revision B = 2.0 System Version Register Value for Rev B: 0x8090_0020 - MPC8641 0x8090_0120 - MPC8641D Revision C = 2.1 System Version Register Value for Rev C: 0x8090_0021 - MPC8641 0x8090_0121 - MPC8641D Revision E = 3.0 System Version Register Value for Rev E: 0x8090_0030 - MPC86411 0x8090_0130 - MPC8641D

### Table 74. Part Numbering Nomenclature

### Notes:

- 1. See Section 16, "Package," for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 3. The P prefix in a Freescale part number designates a "Pilot Production Prototype" as defined by Freescale SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.
- 4. Part Number MC8641xxx1000NX is our low  $V_{DD}$ \_Core*n* device.  $V_{DD}$ \_Core*n* = 0.95 V and  $V_{DD}$ \_PLAT = 1.05 V.
- 5. VU part number is RoHS compliant with the permitted exception of the C4 die bumps.
- 6. VJ part number is entirely lead-free including the C4 die bumps.