




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                             |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                    |
| Core Processor                  | PowerPC e600                                                                                                                                                |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                              |
| Speed                           | 1.333GHz                                                                                                                                                    |
| Co-Processors/DSP               | -                                                                                                                                                           |
| RAM Controllers                 | DDR, DDR2                                                                                                                                                   |
| Graphics Acceleration           | No                                                                                                                                                          |
| Display & Interface Controllers | -                                                                                                                                                           |
| Ethernet                        | 10/100/1000Mbps (4)                                                                                                                                         |
| SATA                            | -                                                                                                                                                           |
| USB                             | -                                                                                                                                                           |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V                                                                                                                                            |
| Operating Temperature           | 0°C ~ 105°C (TA)                                                                                                                                            |
| Security Features               | -                                                                                                                                                           |
| Package / Case                  | 994-BCBGA, FCCBGA                                                                                                                                           |
| Supplier Device Package         | 994-FCCBGA (33x33)                                                                                                                                          |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641hx1333jc">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641hx1333jc</a> |

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8641. The MPC8641 is currently targeted to these specifications.

### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

#### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

| Characteristic                                                                                                                                                   | Symbol                                 | Absolute Maximum Value | Unit | Notes |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|------------------------|------|-------|
| Cores supply voltages                                                                                                                                            | $V_{DD\_Core0}$ ,<br>$V_{DD\_Core1}$   | −0.3 to 1.21 V         | V    | 2     |
| Cores PLL supply                                                                                                                                                 | $AV_{DD\_Core0}$ ,<br>$AV_{DD\_Core1}$ | −0.3 to 1.21 V         | V    | —     |
| SerDes Transceiver Supply (Ports 1 and 2)                                                                                                                        | $SV_{DD}$                              | −0.3 to 1.21 V         | V    | —     |
| SerDes Serial I/O Supply Port 1                                                                                                                                  | $XV_{DD\_SRDS1}$                       | −0.3 to 1.21V          | V    | —     |
| SerDes Serial I/O Supply Port 2                                                                                                                                  | $XV_{DD\_SRDS2}$                       | −0.3 to 1.21 V         | V    | —     |
| SerDes DLL and PLL supply voltage for Port 1 and Port 2                                                                                                          | $AV_{DD\_SRDS1}$ ,<br>$AV_{DD\_SRDS2}$ | −0.3 to 1.21V          | V    | —     |
| Platform Supply voltage                                                                                                                                          | $V_{DD\_PLAT}$                         | −0.3 to 1.21V          | V    | —     |
| Local Bus and Platform PLL supply voltage                                                                                                                        | $AV_{DD\_LB}$ ,<br>$AV_{DD\_PLAT}$     | −0.3 to 1.21V          | V    | —     |
| DDR and DDR2 SDRAM I/O supply voltages                                                                                                                           | $D1\_GV_{DD}$ ,<br>$D2\_GV_{DD}$       | −0.3 to 2.75 V         | V    | 3     |
|                                                                                                                                                                  |                                        | −0.3 to 1.98 V         | V    | 3     |
| eTSEC 1 and 2 I/O supply voltage                                                                                                                                 | $LV_{DD}$                              | −0.3 to 3.63 V         | V    | 4     |
|                                                                                                                                                                  |                                        | −0.3 to 2.75 V         | V    | 4     |
| eTSEC 3 and 4 I/O supply voltage                                                                                                                                 | $TV_{DD}$                              | −0.3 to 3.63 V         | V    | 4     |
|                                                                                                                                                                  |                                        | −0.3 to 2.75 V         | V    | 4     |
| Local Bus, DUART, DMA, Multiprocessor Interrupts, System Control & Clocking, Debug, Test, Power management, I <sup>2</sup> C, JTAG and Miscellaneous I/O voltage | $OV_{DD}$                              | −0.3 to 3.63 V         | V    | —     |

Table 15 provides the recommended operating conditions for the DDR SDRAM component(s) when  $Dn\_GV_{DD}(typ) = 2.5\text{ V}$ .

**Table 15. DDR SDRAM DC Electrical Characteristics for  $Dn\_GV_{DD} (typ) = 2.5\text{ V}$**

| Parameter/Condition                               | Symbol         | Min                       | Max                       | Unit          | Notes |
|---------------------------------------------------|----------------|---------------------------|---------------------------|---------------|-------|
| I/O supply voltage                                | $Dn\_GV_{DD}$  | 2.375                     | 2.625                     | V             | 1     |
| I/O reference voltage                             | $Dn\_MV_{REF}$ | $0.49 \times Dn\_GV_{DD}$ | $0.51 \times Dn\_GV_{DD}$ | V             | 2     |
| I/O termination voltage                           | $V_{TT}$       | $Dn\_MV_{REF} - 0.04$     | $Dn\_MV_{REF} + 0.04$     | V             | 3     |
| Input high voltage                                | $V_{IH}$       | $Dn\_MV_{REF} + 0.15$     | $Dn\_GV_{DD} + 0.3$       | V             | —     |
| Input low voltage                                 | $V_{IL}$       | -0.3                      | $Dn\_MV_{REF} - 0.15$     | V             | —     |
| Output leakage current                            | $I_{OZ}$       | -50                       | 50                        | $\mu\text{A}$ | 4     |
| Output high current ( $V_{OUT} = 1.95\text{ V}$ ) | $I_{OH}$       | -16.2                     | —                         | mA            | —     |
| Output low current ( $V_{OUT} = 0.35\text{ V}$ )  | $I_{OL}$       | 16.2                      | —                         | mA            | —     |

**Notes:**

1.  $Dn\_GV_{DD}$  is expected to be within 50 mV of the DRAM  $Dn\_GV_{DD}$  at all times.
2.  $MV_{REF}$  is expected to be equal to  $0.5 \times Dn\_GV_{DD}$ , and to track  $Dn\_GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $Dn\_MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
3.  $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $Dn\_MV_{REF}$ . This rail should track variations in the DC level of  $Dn\_MV_{REF}$ .
4. Output leakage is measured with all outputs disabled,  $0\text{ V} \leq V_{OUT} \leq Dn\_GV_{DD}$ .

Table 16 provides the DDR capacitance when  $Dn\_GV_{DD} (typ) = 2.5\text{ V}$ .

**Table 16. DDR SDRAM Capacitance for  $Dn\_GV_{DD} (typ) = 2.5\text{ V}$**

| Parameter/Condition                     | Symbol    | Min | Max | Unit | Notes |
|-----------------------------------------|-----------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS       | $C_{IO}$  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS | $C_{DIO}$ | —   | 0.5 | pF   | 1     |

**Note:**

1. This parameter is sampled.  $Dn\_GV_{DD} = 2.5\text{ V} \pm 0.125\text{ V}$ ,  $f = 1\text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT} = Dn\_GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

Table 17 provides the current draw characteristics for  $MV_{REF}$ .

**Table 17. Current Draw Characteristics for  $MV_{REF}$**

| Parameter / Condition       | Symbol         | Min | Max | Unit          | Note |
|-----------------------------|----------------|-----|-----|---------------|------|
| Current draw for $MV_{REF}$ | $I_{MV_{REF}}$ | —   | 500 | $\mu\text{A}$ | 1    |

1. The voltage regulator for  $MV_{REF}$  must be able to supply up to 500  $\mu\text{A}$  current.

Figure 5 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement ( $t_{DDKMH}$ ).




Figure 5. Timing Diagram for  $t_{DDKMH}$

Figure 6 shows the DDR SDRAM output timing diagram.




Figure 6. DDR SDRAM Output Timing Diagram

**Table 24. GMII, MII, RMII, TBI and FIFO DC Electrical Characteristics (continued)**

| Parameter                               | Symbol   | Min  | Max | Unit    | Notes        |
|-----------------------------------------|----------|------|-----|---------|--------------|
| Input low current<br>( $V_{IN} = GND$ ) | $I_{IL}$ | -600 | —   | $\mu A$ | <sup>3</sup> |

**Notes:**

- <sup>1</sup>  $LV_{DD}$  supports eTSECs 1 and 2.
- <sup>2</sup>  $TV_{DD}$  supports eTSECs 3 and 4.
- <sup>3</sup> The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  and  $TV_{IN}$  symbols referenced in [Table 1](#) and [Table 2](#).

**Table 25. GMII, RGMII, RTBI, TBI and FIFO DC Electrical Characteristics**

| Parameters                                                                             | Symbol            | Min   | Max   | Unit    | Notes        |
|----------------------------------------------------------------------------------------|-------------------|-------|-------|---------|--------------|
| Supply voltage 2.5 V                                                                   | $LV_{DD}/TV_{DD}$ | 2.375 | 2.625 | V       | 1,2          |
| Output high voltage<br>( $LV_{DD}/TV_{DD} = \text{Min}$ , $I_{OH} = -1.0 \text{ mA}$ ) | $V_{OH}$          | 2.00  | —     | V       | —            |
| Output low voltage<br>( $LV_{DD}/TV_{DD} = \text{Min}$ , $I_{OL} = 1.0 \text{ mA}$ )   | $V_{OL}$          | —     | 0.40  | V       | —            |
| Input high voltage                                                                     | $V_{IH}$          | 1.70  | —     | V       | —            |
| Input low voltage                                                                      | $V_{IL}$          | —     | 0.90  | V       | —            |
| Input high current<br>( $V_{IN} = LV_{DD}$ , $V_{IN} = TV_{DD}$ )                      | $I_{IH}$          | —     | 10    | $\mu A$ | 1, 2,3       |
| Input low current<br>( $V_{IN} = GND$ )                                                | $I_{IL}$          | -15   | —     | $\mu A$ | <sup>3</sup> |

**Note:**

- <sup>1</sup>  $LV_{DD}$  supports eTSECs 1 and 2.
- <sup>2</sup>  $TV_{DD}$  supports eTSECs 3 and 4.
- <sup>3</sup> Note that the symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  and  $TV_{IN}$  symbols referenced in [Table 1](#) and [Table 2](#).

## 8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

### 8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, since they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSECn's  $TSECn\_TX\_CLK$ , while the receive clock must be applied to pin  $TSECn\_RX\_CLK$ . The eTSEC internally uses the transmit

**Table 39. MII Management AC Timing Specifications (continued)**


At recommended operating conditions with  $OV_{DD}$  is  $3.3\text{ V} \pm 5\%$ .

| Parameter/Condition   | Symbol <sup>1</sup> | Min | Typ | Max | Unit | Notes |
|-----------------------|---------------------|-----|-----|-----|------|-------|
| MDIO to MDC hold time | $t_{MDDXKH}$        | 0   | —   | —   | ns   | —     |
| MDC rise time         | $t_{MDCR}$          | —   | —   | 10  | ns   | 4     |
| MDC fall time         | $t_{MDHF}$          | —   | —   | 10  | ns   | 4     |

**Notes:**

1. The symbols used for timing specifications herein follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})}$  (reference)(state) for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the system clock speed. (The maximum frequency is the maximum platform frequency divided by 64.)
3. This parameter is dependent on the system clock speed. (That is, for a system clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a system clock of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz.)
4. Guaranteed by design.
5.  $t_{MPXCLK}$  is the platform (MPX) clock

Figure 23 provides the AC test load for eTSEC.




**Figure 23. eTSEC AC Test Load**

**NOTE**

Output will see a 50-Ω load since what it sees is the transmission line.

Figure 24 shows the MII management AC timing diagram.



**Figure 24. MII Management Interface Timing Diagram**

**Table 45. I<sup>2</sup>C DC Electrical Characteristics (continued)**

At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 5%.

| Parameter                    | Symbol         | Min | Max | Unit | Notes |
|------------------------------|----------------|-----|-----|------|-------|
| Capacitance for each I/O pin | C <sub>I</sub> | —   | 10  | pF   | —     |

**Notes:**

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the *MPC8641 Integrated Host Processor Reference Manual* for information on the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.

## 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 46 provides the AC timing parameters for the I<sup>2</sup>C interfaces.

**Table 46. I<sup>2</sup>C AC Electrical Specifications**

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 45).

| Parameter                                                                                    | Symbol <sup>1</sup>              | Min                                  | Max              | Unit |
|----------------------------------------------------------------------------------------------|----------------------------------|--------------------------------------|------------------|------|
| SCL clock frequency                                                                          | f <sub>I2C</sub>                 | 0                                    | 400              | kHz  |
| Low period of the SCL clock                                                                  | t <sub>I2CL</sub> <sup>4</sup>   | 1.3                                  | —                | μs   |
| High period of the SCL clock                                                                 | t <sub>I2CH</sub> <sup>4</sup>   | 0.6                                  | —                | μs   |
| Setup time for a repeated START condition                                                    | t <sub>I2SVKH</sub> <sup>4</sup> | 0.6                                  | —                | μs   |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t <sub>I2SXKL</sub> <sup>4</sup> | 0.6                                  | —                | μs   |
| Data setup time                                                                              | t <sub>I2DVKH</sub> <sup>4</sup> | 100                                  | —                | ns   |
| Data input hold time:<br>CBUS compatible masters<br>I <sup>2</sup> C bus devices             | t <sub>I2DXKL</sub>              | —<br>0 <sup>2</sup>                  | —<br>—           | μs   |
| Rise time of both SDA and SCL signals                                                        | t <sub>I2CR</sub>                | 20 + 0.1 C <sub>B</sub> <sup>5</sup> | 300              | ns   |
| Fall time of both SDA and SCL signals                                                        | t <sub>I2CF</sub>                | 20 + 0.1 C <sub>b</sub> <sup>5</sup> | 300              | ns   |
| Data output delay time                                                                       | t <sub>I2OVKL</sub>              | —                                    | 0.9 <sup>3</sup> | μs   |
| Set-up time for STOP condition                                                               | t <sub>I2PVKH</sub>              | 0.6                                  | —                | μs   |
| Bus free time between a STOP and START condition                                             | t <sub>I2KHDX</sub>              | 1.3                                  | —                | μs   |
| Noise margin at the LOW level for each connected device (including hysteresis)               | V <sub>NL</sub>                  | 0.1 × OV <sub>DD</sub>               | —                | V    |

**Table 46. I<sup>2</sup>C AC Electrical Specifications (continued)**

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 45).

| Parameter                                                                       | Symbol <sup>1</sup> | Min                    | Max | Unit |
|---------------------------------------------------------------------------------|---------------------|------------------------|-----|------|
| Noise margin at the HIGH level for each connected device (including hysteresis) | V <sub>NH</sub>     | 0.2 × OV <sub>DD</sub> | —   | V    |

**Note:**

- The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- As a transmitter, the MPC8641 provides a delay time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When MPC8641 acts as the I<sup>2</sup>C bus master while transmitting, MPC8641 drives both SCL and SDA. As long as the load on SCL and SDA are balanced, MPC8641 would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for MPC8641 as transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I<sup>2</sup>C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I<sup>2</sup>C SCL clock frequency is 400 KHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

|                                                 |         |         |         |         |
|-------------------------------------------------|---------|---------|---------|---------|
| I <sup>2</sup> C Source Clock Frequency         | 333 MHz | 266 MHz | 200 MHz | 133 MHz |
| FDR Bit Setting                                 | 0x2A    | 0x05    | 0x26    | 0x00    |
| Actual FDR Divider Selected                     | 896     | 704     | 512     | 384     |
| Actual I <sup>2</sup> C SCL Frequency Generated | 371 KHz | 378 KHz | 390 KHz | 346 KHz |

For the detail of I<sup>2</sup>C frequency calculation, refer to the application note AN2919 “Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL”. Note that the I<sup>2</sup>C Source Clock Frequency is half of the MPX clock frequency for MPC8641.
- The maximum t<sub>I2DXKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- Guaranteed by design.
- C<sub>B</sub> = capacitance of one bus line in pF.

Figure 32 provides the AC test load for the I<sup>2</sup>C.





**Figure 36. I<sup>2</sup>C AC Test Load**

Figure 43 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with MPC8641D SerDes reference clock input's DC requirement.



**Figure 43. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)**

Figure 44 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver's common mode voltage is higher than the MPC8641D SerDes reference clock input's allowed range (100 to 400 mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50-Ω termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



**Figure 44. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)**

Figure 45 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with

## 13.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50  $\Omega$  to match the transmission line and reduce reflections which are a source of noise to the system.

Table 47 describes some AC parameters common to PCI Express and Serial RapidIO protocols.


**Table 47. SerDes Reference Clock Common AC Parameters**

At recommended operating conditions with  $XV_{DD\_SRDS1}$  or  $XV_{DD\_SRDS2} = 1.1V \pm 5\%$  and  $1.05V \pm 5\%$ .


| Parameter                                                                              | Symbol             | Min  | Max  | Unit | Notes |
|----------------------------------------------------------------------------------------|--------------------|------|------|------|-------|
| Rising Edge Rate                                                                       | Rise Edge Rate     | 1.0  | 4.0  | V/ns | 2, 3  |
| Falling Edge Rate                                                                      | Fall Edge Rate     | 1.0  | 4.0  | V/ns | 2, 3  |
| Differential Input High Voltage                                                        | $V_{IH}$           | +200 |      | mV   | 2     |
| Differential Input Low Voltage                                                         | $V_{IL}$           | —    | –200 | mV   | 2     |
| Rising edge rate ( $SDn\_REF\_CLK$ ) to falling edge rate ( $SDn\_REF\_CLK$ ) matching | Rise-Fall Matching | —    | 20   | %    | 1, 4  |

**Notes:**

- Measurement taken from single ended waveform.
- Measurement taken from differential waveform.
- Measured from –200 mV to +200 mV on the differential waveform (derived from  $SDn\_REF\_CLK$  minus  $\overline{SDn\_REF\_CLK}$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 47.
- Matching applies to rising edge rate for  $SDn\_REF\_CLK$  and falling edge rate for  $\overline{SDn\_REF\_CLK}$ . It is measured using a 200 mV window centered on the median cross point where  $SDn\_REF\_CLK$  rising meets  $\overline{SDn\_REF\_CLK}$  falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of  $SDn\_REF\_CLK$  should be compared to the Fall Edge Rate of  $\overline{SDn\_REF\_CLK}$ , the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 48.



**Figure 47. Differential Measurement Points for Rise and Fall Time**




**Figure 48. Single-Ended Measurement Points for Rise and Fall Time Matching**

The other detailed AC requirements of the SerDes Reference Clocks is defined by each interface protocol based on application usage. Refer to the following sections for detailed information:

- [Section 14.2, “AC Requirements for PCI Express SerDes Clocks”](#)
- [Section 15.2, “AC Requirements for Serial RapidIO SDn\\_REF\\_CLK and SDn\\_REF\\_CLK”](#)

### 13.3 SerDes Transmitter and Receiver Reference Circuits

Figure 49 shows the reference circuits for SerDes data lane’s transmitter and receiver.



**Figure 49. SerDes Transmitter and Receiver Reference Circuits**

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express or Serial Rapid IO) in this document based on the application usage:”

- [Section 14, “PCI Express”](#)
- [Section 15, “Serial RapidIO”](#)

Note that external AC Coupling capacitor is required for the above two serial transmission protocols with the capacitor value defined in specification of each protocol section.

## 14 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8641.

**Table 49. Differential Transmitter (TX) Output Specifications (continued)**

| Symbol                            | Parameter                                                                     | Min   | Nom | Max  | Units | Comments                                                                                                                                                                                                                                                                                                                                                                     |
|-----------------------------------|-------------------------------------------------------------------------------|-------|-----|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $T_{TX-EYE}$                      | Minimum TX Eye Width                                                          | 0.70  | —   | —    | UI    | The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3 \text{ UI}$ . See Notes 2 and 3.                                                                                                                                                                                                                                                  |
| $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ | Maximum time between the jitter median and maximum deviation from the median. | —     | —   | 0.15 | UI    | Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0 \text{ V}$ ) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. |
| $T_{TX-RISE}, T_{TX-FALL}$        | D+/D– TX Output Rise/Fall Time                                                | 0.125 | —   | —    | UI    | See Notes 2 and 5                                                                                                                                                                                                                                                                                                                                                            |
| $V_{TX-CM-ACp}$                   | RMS AC Peak Common Mode Output Voltage                                        | —     | —   | 20   | mV    | $V_{TX-CM-ACp} = \text{RMS}(IV_{TXD+} + V_{TXD-}/2 - V_{TX-CM-DC})$<br>$V_{TX-CM-DC} = DC_{(avg)} \text{ of } IV_{TXD+} + V_{TXD-}/2$<br>See Note 2                                                                                                                                                                                                                          |
| $V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$  | Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle        | 0     | —   | 100  | mV    | $ V_{TX-CM-DC} \text{ (during L0)} - V_{TX-CM-Idle-DC} \text{ (During Electrical Idle)}  \leq 100 \text{ mV}$<br>$V_{TX-CM-DC} = DC_{(avg)} \text{ of } IV_{TXD+} + V_{TXD-}/2 \text{ [L0]}$<br>$V_{TX-CM-Idle-DC} = DC_{(avg)} \text{ of } IV_{TXD+} + V_{TXD-}/2 \text{ [Electrical Idle]}$<br>See Note 2.                                                                 |
| $V_{TX-CM-DC-LINE-DELTA}$         | Absolute Delta of DC Common Mode between D+ and D–                            | 0     | —   | 25   | mV    | $ V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-}  \leq 25 \text{ mV}$<br>$V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of } IV_{TXD+}$<br>$V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of } IV_{TXD-}$<br>See Note 2.                                                                                                                                                                                      |
| $V_{TX-IDLE-DIFFp}$               | Electrical Idle differential Peak Output Voltage                              | 0     | —   | 20   | mV    | $V_{TX-IDLE-DIFFp} = IV_{TX-IDLE-D+} - V_{TX-IDLE-D-} \leq 20 \text{ mV}$<br>See Note 2.                                                                                                                                                                                                                                                                                     |
| $V_{TX-RCV-DETECT}$               | The amount of voltage change allowed during Receiver Detection                | —     | —   | 600  | mV    | The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6.                                                                                                                                                                                                                                            |
| $V_{TX-DC-CM}$                    | The TX DC Common Mode Voltage                                                 | 0     | —   | 3.6  | V     | The allowed DC Common Mode voltage under any conditions. See Note 6.                                                                                                                                                                                                                                                                                                         |
| $I_{TX-SHORT}$                    | TX Short Circuit Current Limit                                                | —     | —   | 90   | mA    | The total current the Transmitter can provide when shorted to its ground                                                                                                                                                                                                                                                                                                     |
| $T_{TX-IDLE-MIN}$                 | Minimum time spent in Electrical Idle                                         | 50    | —   | —    | UI    | Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set                                                                                                                                                                                      |




Figure 52. Compliance Test/Measurement Load

## 15 Serial RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8641, for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitter types (short run and long run) on a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short run and long run transmitter specifications.

The short run transmitter specifications should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of  $\pm 100$  ppm. The worst case frequency difference between any transmit and receive clock will be 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

### 15.1 DC Requirements for Serial RapidIO SDn\_REF\_CLK and SDn\_REF\_CLK

For more information, see [Section 13.2, “SerDes Reference Clocks.”](#)

### 15.2 AC Requirements for Serial RapidIO SDn\_REF\_CLK and SDn\_REF\_CLK

[Table 51](#) lists AC requirements.

**Table 54. Short Run Transmitter AC Timing Specifications—3.125 GBaud (continued)**

| Characteristic       | Symbol   | Range |      | Unit | Notes                                                            |
|----------------------|----------|-------|------|------|------------------------------------------------------------------|
|                      |          | Min   | Max  |      |                                                                  |
| Multiple output skew | $S_{MO}$ | —     | 1000 | ps   | Skew at the transmitter output between lanes of a multilane link |
| Unit Interval        | UI       | 320   | 320  | ps   | +/- 100 ppm                                                      |

**Table 55. Long Run Transmitter AC Timing Specifications—1.25 GBaud**

| Characteristic              | Symbol       | Range |      | Unit   | Notes                                                                      |
|-----------------------------|--------------|-------|------|--------|----------------------------------------------------------------------------|
|                             |              | Min   | Max  |        |                                                                            |
| Output Voltage,             | $V_O$        | -0.40 | 2.30 | Volts  | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential Output Voltage | $V_{DIFFPP}$ | 800   | 1600 | mV p-p | —                                                                          |
| Deterministic Jitter        | $J_D$        | —     | 0.17 | UI p-p | —                                                                          |
| Total Jitter                | $J_T$        | —     | 0.35 | UI p-p | —                                                                          |
| Multiple output skew        | $S_{MO}$     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link           |
| Unit Interval               | UI           | 800   | 800  | ps     | +/- 100 ppm                                                                |

**Table 56. Long Run Transmitter AC Timing Specifications—2.5 GBaud**

| Characteristic              | Symbol       | Range |      | Unit   | Notes                                                                      |
|-----------------------------|--------------|-------|------|--------|----------------------------------------------------------------------------|
|                             |              | Min   | Max  |        |                                                                            |
| Output Voltage,             | $V_O$        | -0.40 | 2.30 | Volts  | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential Output Voltage | $V_{DIFFPP}$ | 800   | 1600 | mV p-p | —                                                                          |
| Deterministic Jitter        | $J_D$        | —     | 0.17 | UI p-p | —                                                                          |
| Total Jitter                | $J_T$        | —     | 0.35 | UI p-p | —                                                                          |
| Multiple output skew        | $S_{MO}$     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link           |
| Unit Interval               | UI           | 400   | 400  | ps     | +/- 100 ppm                                                                |

Table 63. MPC8641 Signal Reference by Functional Block (continued)

| Name <sup>1</sup>                       | Package Pin Number                                                                                                                                             | Pin Type | Power Supply     | Notes    |
|-----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------|----------|
| TSEC3_TX_EN                             | AH19                                                                                                                                                           | O        | TV <sub>DD</sub> | 36       |
| TSEC3_TX_ER                             | AH17                                                                                                                                                           | O        | TV <sub>DD</sub> | —        |
| TSEC3_TX_CLK                            | AH18                                                                                                                                                           | I        | TV <sub>DD</sub> | 40       |
| TSEC3_GTX_CLK                           | AG19                                                                                                                                                           | O        | TV <sub>DD</sub> | 41       |
| TSEC3_CRS                               | AE15                                                                                                                                                           | I/O      | TV <sub>DD</sub> | 37       |
| TSEC3_COL                               | AF15                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC3_RXD[0:7]                          | AJ17, AE16, AH16, AH14, AJ19, AH15, AG16, AE19                                                                                                                 | I        | TV <sub>DD</sub> | —        |
| TSEC3_RX_DV                             | AG15                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC3_RX_ER                             | AF16                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC3_RX_CLK                            | AJ18                                                                                                                                                           | I        | TV <sub>DD</sub> | 40       |
| <b>eTSEC Port 4 Signals<sup>5</sup></b> |                                                                                                                                                                |          |                  |          |
| TSEC4_TXD[0:3]                          | AC18, AC16, AD18, AD17                                                                                                                                         | O        | TV <sub>DD</sub> | 6        |
| TSEC4_TXD[4]                            | AD16                                                                                                                                                           | O        | TV <sub>DD</sub> | 25       |
| TSEC4_TXD[5:7]                          | AB18, AB17, AB16                                                                                                                                               | O        | TV <sub>DD</sub> | 6        |
| TSEC4_TX_EN                             | AF17                                                                                                                                                           | O        | TV <sub>DD</sub> | 36       |
| TSEC4_TX_ER                             | AF19                                                                                                                                                           | O        | TV <sub>DD</sub> | —        |
| TSEC4_TX_CLK                            | AF18                                                                                                                                                           | I        | TV <sub>DD</sub> | 40       |
| TSEC4_GTX_CLK                           | AG17                                                                                                                                                           | O        | TV <sub>DD</sub> | 41       |
| TSEC4_CRS                               | AB14                                                                                                                                                           | I/O      | TV <sub>DD</sub> | 37       |
| TSEC4_COL                               | AC13                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC4_RXD[0:7]                          | AG14, AD13, AF13, AD14, AE14, AB15, AC14, AE17                                                                                                                 | I        | TV <sub>DD</sub> | —        |
| TSEC4_RX_DV                             | AC15                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC4_RX_ER                             | AF14                                                                                                                                                           | I        | TV <sub>DD</sub> | —        |
| TSEC4_RX_CLK                            | AG13                                                                                                                                                           | I        | TV <sub>DD</sub> | 40       |
| <b>Local Bus Signals<sup>5</sup></b>    |                                                                                                                                                                |          |                  |          |
| LAD[0:31]                               | A30, E29, C29, D28, D29, H25, B29, A29, C28, L22, M22, A28, C27, H26, G26, B27, B26, A27, E27, G25, D26, E26, G24, F27, A26, A25, C25, H23, K22, D25, F25, H22 | I/O      | OV <sub>DD</sub> | 6        |
| LDP[0:3]                                | A24, E24, C24, B24                                                                                                                                             | I/O      | OV <sub>DD</sub> | 6, 22    |
| LA[27:31]                               | J21, K21, G22, F24, G21                                                                                                                                        | O        | OV <sub>DD</sub> | 6, 22    |
| LCS[0:4]                                | A22, C22, D23, E22, A23                                                                                                                                        | O        | OV <sub>DD</sub> | 7        |
| LCS[5]/DMA_DREQ[2]                      | B23                                                                                                                                                            | O        | OV <sub>DD</sub> | 7, 9, 10 |

Table 63. MPC8641 Signal Reference by Functional Block (continued)

| Name <sup>1</sup>                         | Package Pin Number      | Pin Type | Power Supply     | Notes  |
|-------------------------------------------|-------------------------|----------|------------------|--------|
| IRQ[9]/DMA_DREQ[3]                        | B30                     | I        | OV <sub>DD</sub> | 10     |
| IRQ[10]/DMA_DACK[3]                       | C30                     | I        | OV <sub>DD</sub> | 9, 10  |
| IRQ[11]/DMA_DDONE[3]                      | D30                     | I        | OV <sub>DD</sub> | 9, 10  |
| IRQ_OUT                                   | J26                     | O        | OV <sub>DD</sub> | 7, 11  |
| <b>DUART Signals<sup>5</sup></b>          |                         |          |                  |        |
| UART_SIN[0:1]                             | B32, C32                | I        | OV <sub>DD</sub> | —      |
| UART_SOUT[0:1]                            | D31, A32                | O        | OV <sub>DD</sub> | —      |
| UART_CTS[0:1]                             | A31, B31                | I        | OV <sub>DD</sub> | —      |
| UART_RTS[0:1]                             | C31, E30                | O        | OV <sub>DD</sub> | —      |
| <b>I<sup>2</sup>C Signals</b>             |                         |          |                  |        |
| IIC1_SDA                                  | A16                     | I/O      | OV <sub>DD</sub> | 7, 11  |
| IIC1_SCL                                  | B17                     | I/O      | OV <sub>DD</sub> | 7, 11  |
| IIC2_SDA                                  | A21                     | I/O      | OV <sub>DD</sub> | 7, 11  |
| IIC2_SCL                                  | B21                     | I/O      | OV <sub>DD</sub> | 7, 11  |
| <b>System Control Signals<sup>5</sup></b> |                         |          |                  |        |
| HRESET                                    | B18                     | I        | OV <sub>DD</sub> | —      |
| HRESET_REQ                                | K18                     | O        | OV <sub>DD</sub> | —      |
| SMI_0                                     | L15                     | I        | OV <sub>DD</sub> | —      |
| SMI_1                                     | L16                     | I        | OV <sub>DD</sub> | 12, S4 |
| SRESET_0                                  | C20                     | I        | OV <sub>DD</sub> | —      |
| SRESET_1                                  | C21                     | I        | OV <sub>DD</sub> | 12, S4 |
| CKSTP_IN                                  | L18                     | I        | OV <sub>DD</sub> | —      |
| CKSTP_OUT                                 | L17                     | O        | OV <sub>DD</sub> | 7, 11  |
| READY/TRIG_OUT                            | J13                     | O        | OV <sub>DD</sub> | 10, 25 |
| <b>Debug Signals<sup>5</sup></b>          |                         |          |                  |        |
| TRIG_IN                                   | J14                     | I        | OV <sub>DD</sub> | —      |
| TRIG_OUT/READY                            | J13                     | O        | OV <sub>DD</sub> | 10, 25 |
| D1_MSRCID[0:1]/<br>LB_SRCID[0:1]          | F15, K15                | O        | OV <sub>DD</sub> | 6, 10  |
| D1_MSRCID[2]/<br>LB_SRCID[2]              | K14                     | O        | OV <sub>DD</sub> | 10, 25 |
| D1_MSRCID[3:4]/<br>LB_SRCID[3:4]          | H15, G15                | O        | OV <sub>DD</sub> | 10     |
| D2_MSRCID[0:4]                            | E16, C17, F16, H16, K16 | O        | OV <sub>DD</sub> | —      |

Table 63. MPC8641 Signal Reference by Functional Block (continued)

| Name <sup>1</sup>                           | Package Pin Number                                | Pin Type                              | Power Supply     | Notes     |
|---------------------------------------------|---------------------------------------------------|---------------------------------------|------------------|-----------|
| D1_MDVAL/LB_DVAL                            | J16                                               | O                                     | OV <sub>DD</sub> | 10        |
| D2_MDVAL                                    | D19                                               | O                                     | OV <sub>DD</sub> | —         |
| <b>Power Management Signals<sup>5</sup></b> |                                                   |                                       |                  |           |
| ASLEEP                                      | C19                                               | O                                     | OV <sub>DD</sub> | —         |
| <b>System Clocking Signals<sup>5</sup></b>  |                                                   |                                       |                  |           |
| SYSCLK                                      | G16                                               | I                                     | OV <sub>DD</sub> | —         |
| RTC                                         | K17                                               | I                                     | OV <sub>DD</sub> | 32        |
| CLK_OUT                                     | B16                                               | O                                     | OV <sub>DD</sub> | 23        |
| <b>Test Signals<sup>5</sup></b>             |                                                   |                                       |                  |           |
| $\overline{\text{LSSD\_MODE}}$              | C18                                               | I                                     | OV <sub>DD</sub> | 26        |
| TEST_MODE[0:3]                              | C16, E17, D18, D16                                | I                                     | OV <sub>DD</sub> | 26        |
| <b>JTAG Signals<sup>5</sup></b>             |                                                   |                                       |                  |           |
| TCK                                         | H18                                               | I                                     | OV <sub>DD</sub> | —         |
| TDI                                         | J18                                               | I                                     | OV <sub>DD</sub> | 24        |
| TDO                                         | G18                                               | O                                     | OV <sub>DD</sub> | 23        |
| TMS                                         | F18                                               | I                                     | OV <sub>DD</sub> | 24        |
| $\overline{\text{TRST}}$                    | A17                                               | I                                     | OV <sub>DD</sub> | 24        |
| <b>Miscellaneous<sup>5</sup></b>            |                                                   |                                       |                  |           |
| Spare                                       | J17                                               | —                                     | —                | 13        |
| GPOUT[0:7]/<br>TSEC1_TXD[0:7]               | AF25, AC23, AG24, AG23, AE24, AE23,<br>AE22, AD22 | O                                     | OV <sub>DD</sub> | 6, 10     |
| GPIN[0:7]/<br>TSEC1_RXD[0:7]                | AL25, AL24, AK26, AK25, AM26, AF26,<br>AH24, AG25 | I                                     | OV <sub>DD</sub> | 10        |
| GPOUT[8:15]/<br>TSEC2_TXD[0:7]              | AB20, AJ23, AJ22, AD19, AH23, AH21,<br>AG22, AG21 | O                                     | OV <sub>DD</sub> | 10        |
| GPIN[8:15]/<br>TSEC2_RXD[0:7]               | AL22, AK22, AM21, AH20, AG20, AF20,<br>AF23, AF22 | I                                     | OV <sub>DD</sub> | 10        |
| <b>Additional Analog Signals</b>            |                                                   |                                       |                  |           |
| TEMP_ANODE                                  | AA11                                              | Thermal                               | —                | —         |
| TEMP_CATHODE                                | Y11                                               | Thermal                               | —                | —         |
| <b>Sense, Power and GND Signals</b>         |                                                   |                                       |                  |           |
| SENSEV <sub>DD</sub> _Core0                 | M14                                               | V <sub>DD</sub> _Core0<br>sensing pin | —                | 31        |
| SENSEV <sub>DD</sub> _Core1                 | U20                                               | V <sub>DD</sub> _Core1<br>sensing pin | —                | 12,31, S1 |




Figure 62. Recommended Thermal Model of MPC8641

## 19.2.4 Temperature Diode

The MPC8641 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461™). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each device be individually calibrated.

The following are the specifications of the MPC8641 on-board temperature diode:

$$V_f > 0.40 \text{ V}$$

$$V_f < 0.90 \text{ V}$$

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[ e^{\frac{qV_f}{nKT}} - 1 \right]$$

Another useful equation is:

$$V_H - V_L = n \frac{KT}{q} \left[ \ln \frac{I_H}{I_L} \right]$$

Where:

$I_{fw}$  = Forward current

$I_s$  = Saturation current

$V_d$  = Voltage at diode

$V_f$  = Voltage forward biased

$V_H$  = Diode voltage while  $I_H$  is flowing

$V_L$  = Diode voltage while  $I_L$  is flowing

$I_H$  = Larger diode bias current

$I_L$  = Smaller diode bias current

$q$  = Charge of electron ( $1.6 \times 10^{-19}$  C)

$n$  = Ideality factor (normally 1.0)

$K$  = Boltzman's constant ( $1.38 \times 10^{-23}$  Joules/K)

$T$  = Temperature (Kelvins)

The ratio of  $I_H$  to  $I_L$  is usually selected to be 10:1. The above simplifies to the following:

$$V_H - V_L = 1.986 \times 10^{-4} \times nT$$

Solving for  $T$ , the equation becomes:

$$nT = \frac{V_H - V_L}{1.986 \times 10^{-4}}$$

Local Bus - If parity is not used, tie LDP[0:3] to ground via a 4.7 k $\Omega$  resistor, tie LPBSE to OV<sub>DD</sub> via a 4.7 k $\Omega$  resistor (pull-up resistor). For systems which boot from Local Bus (GPCM)-controlled flash, a pullup on LGPL4 is required.

SerDes - Receiver lanes configured for PCI Express are allowed to be disconnected (as would occur when a PCI Express slot is connected but not populated). Directions for terminating the SerDes signals is discussed in [Section 20.5.1, “Guidelines for High-Speed Interface Termination.”](#)

## 20.5.1 Guidelines for High-Speed Interface Termination

### 20.5.1.1 SerDes Interface

The high-speed SerDes interface can be disabled through the POR input `cfg_io_ports[0:3]` and through the DEVDISR register in software. If a SerDes port is disabled through the POR input the user can not enable it through the DEVDISR register in software. However, if a SerDes port is enabled through the POR input the user can disable it through the DEVDISR register in software. Disabling a SerDes port through software should be done on a temporary basis. Power is always required for the SerDes interface, even if the port is disabled through either mechanism. [Table 72](#) describes the possible enabled/disabled scenarios for a SerDes port. The termination recommendations must be followed for each port.

**Table 72. SerDes Port Enabled/Disabled Configurations**

|                                 | Disabled through POR input                                                                                                          | Enabled through POR input                                                                                                                                                          |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Enabled through DEVDISR</b>  | SerDes port is disabled (and cannot be enabled through DEVDISR)<br><br>Complete termination required (Reference Clock not required) | SerDes port is enabled<br><br>Partial termination may be required <sup>1</sup> (Reference Clock is required)                                                                       |
| <b>Disabled through DEVDISR</b> | SerDes port is disabled (through POR input)<br><br>Complete termination required (Reference Clock not required)                     | SerDes port is disabled after software disables port<br><br>Same termination requirements as when the port is enabled through POR input <sup>2</sup> (Reference Clock is required) |

**Notes:**

- <sup>1</sup> Partial Termination when a SerDes port is enabled through both POR input and DEVDISR is determined by the SerDes port mode. If the port is in x8 PCI Express mode, no termination is required because all pins are being used. If the port is in x1/x2/x4 PCI Express mode, termination is required on the unused pins. If the port is in x4 Serial RapidIO mode termination is required on the unused pins.
- <sup>2</sup> If a SerDes port is enabled through the POR input and then disabled through DEVDISR, no hardware changes are required. Termination of the SerDes port should follow what is required when the port is enabled through both POR input and DEVDISR. See Note 1 for more information.

If the high-speed SerDes port requires complete or partial termination, the unused pins should be terminated as described in this section.

The following pins must be left unconnected (floating):

- $SDn\_TX[7:0]$
- $\overline{SDn\_TX}[7:0]$

### ***How to Reach Us:***

**Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and PowerQUICC, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2008-2014 Freescale Semiconductor, Inc.



Document Number: MPC8641D

Rev. 3

05/2014

