

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

2014110	
Product Status	Obsolete
Core Processor	PowerPC e600
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	994-BCBGA, FCCBGA
Supplier Device Package	994-FCCBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc8641vu1333jb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Characteristic	Symbol	Absolute Maximum Value	Unit	Notes
Input voltage	DDR and DDR2 SDRAM signals	D <i>n</i> _MV <sub>IN</sub>	- 0.3 to (D <i>n</i> _GV <sub>DD</sub> + 0.3)	V	5
	DDR and DDR2 SDRAM reference	D <i>n</i> _MV <sub>REF</sub>	-0.3 to (D <i>n</i> _GV <sub>DD</sub> /2 + 0.3)	V	—
	Three-speed Ethernet signals	LV <sub>IN</sub> TV <sub>IN</sub>	GND to (LV <sub>DD</sub> + 0.3) GND to (TV <sub>DD</sub> + 0.3)	V	5
	DUART, Local Bus, DMA, Multiprocessor Interrupts, System Control & Clocking, Debug, Test, Power management, I <sup>2</sup> C, JTAG and Miscellaneous I/O voltage	OV <sub>IN</sub>	GND to (OV <sub>DD</sub> + 0.3)	V	5
Storage temperature	range	T <sub>STG</sub>	-55 to 150	°C	—

Table 1. Absolute	Maximum	Ratings <sup>1</sup>	(continued)
-------------------	---------	----------------------	-------------

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. Core 1 characteristics apply only to MPC8641D. If two separate power supplies are used for V<sub>DD</sub>\_Core0 and V<sub>DD</sub>\_Core1, they must be kept within 100 mV of each other during normal run time.
- 3. The -0.3 to 2.75 V range is for DDR and -0.3 to 1.98 V range is for DDR2.
- 4. The 3.63V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75V maximum applies. See Section 8.2, "FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications," for details on the recommended operating conditions per protocol.
- 5. During run time (M,L,T,O)V<sub>IN</sub> and D*n*\_MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

## 2.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8641. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. For details on order information and specific operating conditions for parts, see Section 21, "Ordering Information."

Characteristic	Symbol	Recommended Value	Unit	Notes
Cores supply voltages	V <sub>DD</sub> _Core0,	1.10 ± 50 mV	V	1, 2, 8
	V <sub>DD</sub> _Core1	1.05 ± 50 mV		1, 2, 7
		0.95 ± 50 mV		1, 2, 12
Cores PLL supply	AV <sub>DD</sub> _Core0,	1.10 ± 50 mV	V	8, 13
	AV <sub>DD</sub> _Core1	1.05 ± 50 mV		7, 13
		0.95 ± 50 mV		12, 13
SerDes Transceiver Supply (Ports 1 and 2)	SV <sub>DD</sub>	1.10 ± 50 mV	V	8, 11
		1.05 ± 50 mV		7, 11

#### Table 2. Recommended Operating Conditions



#### Table 2. Recommended Operating Conditions (continued)

Characteristic	Symbol	Recommended Value	Unit	Notes
Junction temperature range	Τ <sub>J</sub>	0 to 105	°C	—

Notes:

- 1. Core 1 characteristics apply only to MPC8641D
- 2. If two separate power supplies are used for V<sub>DD</sub>\_Core0 and V<sub>DD</sub>\_Core1, they must be at the same nominal voltage and the individual power supplies must be tracked and kept within 100 mV of each other during normal run time.
- 3. Caution: Dn\_MV<sub>IN</sub> must meet the overshoot/undershoot requirements for Dn\_GV<sub>DD</sub> as shown in Figure 2.
- 4. Caution: L/TV<sub>IN</sub> must meet the overshoot/undershoot requirements for L/TV<sub>DD</sub> as shown in Figure 2 during regular run time.
- 5. Caution: OV<sub>IN</sub> must meet the overshoot/undershoot requirements for OV<sub>DD</sub> as shown in Figure 2 during regular run time.
- 6. Timing limitations for M,L,T,O)V<sub>IN</sub> and Dn\_MV<sub>REF</sub> during regular run time is provided in Figure 2
- 7. Applies to devices marked with a core frequency of 1333 MHz and below. Refer to Table 74 Part Numbering Nomenclature to determine if the device has been marked for a core frequency of 1333 MHz and below.
- 8. Applies to devices marked with a core frequency above 1333 MHz. Refer to Table 74 Part Numbering Nomenclature to determine if the device has been marked for a core frequency above 1333 MHz.
- 9. The 2.5 V  $\pm$  125 mV range is for DDR and 1.8 V  $\pm$  90 mV range is for DDR2.
- 10. See Section 8.2, "FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications," for details on the recommended operating conditions per protocol.
- 11. The PCI Express interface of the device is expected to receive signals from 0.175 to 1.2 V. For more information refer to Section 14.4.3, "Differential Receiver (RX) Input Specifications."
- 12. Applies to Part Number MC8641xxx1000NX only.  $V_{DD}$ \_Core n = 0.95 V and  $V_{DD}$ \_PLAT = 1.05 V devices. Refer to Table 74 Part Numbering Nomenclature to determine if the device has been marked for  $V_{DD}$ \_Core n = 0.95 V.
- 13. This voltage is the input to the filter discussed in Section 20.2, "Power Supply Design and Sequencing," and not necessarily the voltage at the AV<sub>DD</sub>\_Core*n* pin, which may be reduced from V<sub>DD</sub>\_Core*n* by the filter.



2

2

2

4

5

0.08

0.70

0.66

0.10

0.45

12.00

9.80

7.70

0.0125

The maximum power dissipation for individual power supplies of the MPC8641D is shown in Table 5.

#### **Supply Voltage** Power **Component Description** Notes (Volts) (Watts) Per Core voltage Supply V<sub>DD</sub>\_Core0/V<sub>DD</sub>\_Core1 = 1.1 V @ 1500 MHz 21.00 Per Core PLL voltage supply AV<sub>DD</sub>\_Core0/AV<sub>DD</sub>\_Core1 = 1.1 V @ 1500 MHz 0.0125 Per Core voltage Supply V<sub>DD</sub>\_Core0/V<sub>DD</sub>\_Core1 = 1.05 V @ 1333 MHz 17.00 AV<sub>DD</sub>\_Core0/AV<sub>DD</sub>\_Core1 = 1.05 V @ 1333 MHz Per Core PLL voltage supply 0.0125 Per Core voltage Supply V<sub>DD</sub>\_Core0/V<sub>DD</sub>\_Core1 = 0.95 V @ 1000 MHz 11.50 5 AV<sub>DD</sub>\_Core0/AV<sub>DD</sub>\_Core1 = 0.95 V @ 1000 MHz Per Core PLL voltage supply 0.0125 5 DDR Controller I/O voltage supply Dn\_GV<sub>DD</sub> = 2.5 V @ 400 MHz 0.80 2 Dn\_GV<sub>DD</sub> = 1.8 V @ 533 MHz 2 0.68 Dn\_GV<sub>DD</sub> = 1.8 V @ 600 MHz 0.77 2 $L/TV_{DD} = 3.3 V$ 16-bit FIFO @ 200 MHz 2, 3 0.11

 $L/TV_{DD} = 3.3 V$ 

 $SV_{DD} = 1.1 V$ 

 $XV_{DD}$ SRDSn = 1.1 V

 $AV_{DD}$ SRDS1/ $AV_{DD}$ SRDS2 = 1.1 V

OV<sub>DD</sub> = 3.3 V

V<sub>DD</sub>\_PLAT = 1.1 V @ 600 MHz

V<sub>DD</sub>\_PLAT = 1.05 Vn @ 500 MHz

V<sub>DD</sub>\_PLAT = 1.05 Vn @ 400 MHz

 $AV_{DD}$ PLAT,  $AV_{DD}$ LB = 1.1 V

#### Table 5. MPC8641D Individual Supply Maximum Power Dissipation <sup>1</sup>

Platform source Supply Platform source Supply Platform, Local Bus PLL voltage Supply

eTsec 1&2/3&4 Voltage Supply non-FIFO eTsec*n* Voltage Supply

x8 SerDes transceiver Supply

x8 SerDes I/O Supply

SerDes PLL voltage supply Port 1 or 2

Platform I/O Supply

Platform source Supply

#### Notes:

1. This is a maximum power supply number which is provided for power supply and board design information. The numbers are based on 100% bus utilization for each component. The components listed are not expected to have 100% bus usage simultaneously for all components. Actual numbers may vary based on activity.

2. Number is based on a per port/interface value.

3. This is based on one eTSEC port used. Since 16-bit FIFO mode involves two ports, the number will need to be multiplied by two for the total. The other eTSEC protocols dissipate less than this number per port. Note that the power needs to be multiplied by the number of ports used for the protocol for the total eTSEC port power dissipation.

4. This includes Local Bus, DUART, I<sup>2</sup>C, DMA, Multiprocessor Interrupts, System Control & Clocking, Debug, Test, Power management, JTAG and Miscellaneous I/O voltage.

5. These power numbers are for Part Number MC8641xxx1000NX only.  $V_{DD}$ \_Coren = 0.95 V and  $V_{DD}$ \_PLAT = 1.05 V.



#### Power Characteristics

The power dissipation for the MPC8641 single core device is shown in Table 6.

Power Mode	Core Frequency (MHz)	Platform Frequency (MHz)	V <sub>DD</sub> _Coren, V <sub>DD</sub> _PLAT (Volts)	Junction Temperature	Power (Watts)	Notes
Typical				65 °C	20.3	1, 2
Thermal	1500 MHz	600 MHz	1.1 V		25.2	1, 3
Maxim				105 °C	28.9	1, 4
Typical				65 °C	16.3	1, 2
Thermal	1333 MHz	533 MHz	1.05 V	0.5	20.2	1, 3
Maximum				105 °C	23.2	1, 4
Typical				65 °C	16.3	1, 2
Thermal	1250 MHz	500 MHz	1.05 V	0.5	20.2	1, 3
Maximum				105 °C	23.2	1, 4
Typical				65 °C	16.3	1, 2
Thermal	1000 MHz	400 MHz	1.05 V	0.5	20.2	1, 3
Maximum				105 °C	23.2	1, 4
Typical				65 °C	11.6	1, 2, 5
Thermal	1000 MHz	500 MHz	0.95 V, 1.05 V		14.4	1, 3, 5
Maximum				105 °C	16.5	1, 4, 5

#### Table 6. MPC8641 Power Dissipation (Single Core)

#### Notes:

1. These values specify the power consumption at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include power dissipation for I/O supplies.

2. Typical power is an average value measured at the nominal recommended core voltage (V<sub>DD</sub>\_Core*n*) and 65°C junction temperature (see Table 2)while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz.

3. Thermal power is the average power measured at nominal core voltage (V<sub>DD</sub>\_Core*n*) and maximum operating junction temperature (see Table 2) while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz and a typical workload on platform interfaces.

4. Maximum power is the maximum power measured at nominal core voltage (V<sub>DD</sub>\_Coren) and maximum operating junction temperature (see Table 2) while running a test which includes an entirely L1-cache-resident, contrived sequence of instructions which keep all the execution units maximally busy.

5. These power numbers are for Part Number MC8641xx1000NX only. V<sub>DD</sub>\_Coren = 0.95 V and V<sub>DD</sub>\_PLAT = 1.05 V.



## 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8641. Note that DDR SDRAM is  $Dn_GV_{DD}(typ) = 2.5$  V and DDR2 SDRAM is  $Dn_GV_{DD}(typ) = 1.8$  V.

## 6.1 DDR SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8641 when  $Dn_GV_{DD}(typ) = 1.8 \text{ V}$ .

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	Dn_GV <sub>DD</sub>	1.71	1.89	V	1
I/O reference voltage	Dn_MV <sub>REF</sub>	$0.49 \times Dn_GV_{DD}$	$0.51  imes Dn_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	D <i>n</i> _MV <sub>REF</sub> – 0.0 4	D <i>n_</i> MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	D <i>n_</i> MV <sub>REF</sub> + 0.1 25	D <i>n_</i> GV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	-0.3	D <i>n</i> _MV <sub>REF</sub> - 0.125	V	_
Output leakage current	I <sub>OZ</sub>	-50	50	μA	4
Output high current (V <sub>OUT</sub> = 1.420 V)	I <sub>ОН</sub>	-13.4	_	mA	_
Output low current (V <sub>OUT</sub> = 0.280 V)	I <sub>OL</sub>	13.4	—	mA	—

Table 13. DDR2 SDRAM DC Electrical Characteristics for Dn\_GV<sub>DD</sub>(typ) = 1.8 V

#### Notes:

1.  $Dn_{GV_{DD}}$  is expected to be within 50 mV of the DRAM  $Dn_{GV_{DD}}$  at all times.

2.  $Dn_MV_{REF}$  is expected to be equal to  $0.5 \times Dn_GV_{DD}$ , and to track  $Dn_GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $Dn_MV_{REF}$  may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to Dn\_MV<sub>REF</sub>. This rail should track variations in the DC level of Dn\_MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  Dn\_GV<sub>DD</sub>.

Table 14 provides the DDR2 capacitance when  $Dn_{GV_{DD}(typ)} = 1.8 \text{ V}$ .

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C <sub>DIO</sub>	—	0.5	pF	1

Note:

1. This parameter is sampled.  $Dn_GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ , f = 1 MHz,  $T_A = 25^{\circ}C$ ,  $V_{OUT} = Dn_GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.



### Table 21. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCS[n] output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
600 MHz		1.10	—		7
533 MHz		1.48	—		7
400 MHz		1.95	—		
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ/MECC/MDM output setup with respect to MDQS	t <sub>DDKHDS,</sub> t <sub>DDKLDS</sub>			ps	5
600 MHz		500	—		7
533 MHz		590	—		7
400 MHz		700	—		
MDQ/MECC/MDM output hold with respect to MDQS	<sup>t</sup> DDKHDX, t <sub>DDKLDX</sub>			ps	5
600 MHz		500	—		7
533 MHz		590	—		7
400 MHz		700	—		
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5 \times t_{MCK} - 0.6$	$-0.5  imes t_{MCK}$ +0.6	ns	6



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

#### Table 35. RGMII and RTBI AC Timing Specifications (continued)

At recommended operating conditions with L/TV<sub>DD</sub> of 2.5 V  $\pm$  5%.


Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Clock period duration <sup>3</sup>	t <sub>RGT</sub> 5,6	7.2	8.0	8.8	ns
Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 4</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub> 5	40	50	60	%
Rise time (20%–80%)	t <sub>RGTR</sub> 5	—	_	0.75	ns
Fall time (80%-20%)	t <sub>RGTF</sub> 5	—	_	0.75	ns

Notes:

1. Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.
- 5. Guaranteed by characterization
- 6. ±100 ppm tolerance on RX\_CLK frequency

Figure 19 shows the RGMII and RTBI AC timing and multiplexing diagrams.





## 9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI and RTBI are specified in "Section 8, "Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management."

## 9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 38.

Parameter	Symbol	Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	3.135	3.465	V
Output high voltage (OV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.10	_	V
Output low voltage (OV <sub>DD</sub> =Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.50	V
Input high voltage	V <sub>IH</sub>	1.70	—	V
Input low voltage	V <sub>IL</sub>	_	0.90	V
Input high current ( $OV_{DD} = Max, V_{IN}^{1} = 2.1 V$ )	IIH	_	40	μΑ
Input low current (OV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)	IIL	-600	_	μΑ

Table 38. MII Management DC Electrical Characteristics

#### Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

## 9.2 MII Management AC Electrical Specifications

Table 39 provides the MII management AC timing specifications.

 Table 39. MII Management AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  is 3.3 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
MDC frequency	f <sub>MDC</sub>	2.5	—	9.3	MHz	2, 4
MDC period	t <sub>MDC</sub>	80	—	400	ns	—
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	_	ns	—
MDC to MDIO valid	t <sub>MDKHDV</sub>	16*t <sub>MPXCLK</sub>	—	_	ns	5
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	—	16*t <sub>MPXCLK</sub>	ns	3, 5
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	—	_	ns	—



Figure 26 to Figure 31 show the local bus signals.




Figure 26. Local Bus Signals (PLL Enabled)

NOTE

PLL bypass mode is recommended when LBIU frequency is at or below 83 MHz. When LBIU operates above 83 MHz, LBIU PLL is recommended to be enabled.

Table 42 describes the general timing parameters of the local bus interface at  $OV_{DD} = 3.3$  V with PLL bypassed.

Table 42. Local Bus T	Timing Parameters—PLL	Bypassed
-----------------------	-----------------------	----------

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	12	_	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	45	55	%	_
Internal launch/capture clock to LCLK delay	t <sub>LBKHKT</sub>	2.3	3.9	ns	8
Input setup to local bus clock (except LGTA/LUPWAIT)	t <sub>LBIVKH1</sub>	5.7	_	ns	4, 5
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	5.6	_	ns	4, 5
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	-1.8	_	ns	4, 5









Figure 31. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 or 8 (clock ratio of 8 or 16) (PLL Bypass Mode)




 The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes reference clock input requirement for single-ended signaling mode.

— To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SDn\_REF\_CLK) through the same source impedance as the clock input (SDn\_REF\_CLK) in use.




SDn\_REF\_CLK

#### Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)











PCI Express

# 14.1 DC Requirements for PCI Express SD*n*\_REF\_CLK and SD*n*\_REF\_CLK

For more information, see Section 13.2, "SerDes Reference Clocks."

## 14.2 AC Requirements for PCI Express SerDes Clocks

Table 48 lists AC requirements.

Table 48. SDn\_REF\_CLK and SDn\_REF\_CLK AC Requirements

Symbol	Parameter Description		Typical	Max	Units	Notes
t <sub>REF</sub>	REFCLK cycle time	—	10	_	ns	
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	—	_	100	ps	_
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location	-50	_	50	ps	

## 14.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a +/-300 ppm tolerance.

## 14.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the Transport and Data Link layer please use the PCI EXPRESS Base Specification. REV. 1.0a document.

## 14.4.1 Differential Transmitter (TX) Output

Table 49 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps $\pm$ 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
V <sub>TX-DIFFp-p</sub>	Differential Peak-to-Peak Output Voltage	0.8	_	1.2	V	$V_{TX-DIFFp-p} = 2^{*} V_{TX-D+} - V_{TX-D-} $ See Note 2.
V <sub>TX-DE-RATIO</sub>	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.

Table 49. Differential Transmitter (TX) Output Specifications



#### PCI Express

provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 51) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

### NOTE

The reference impedance for return loss measurements is  $50\Omega$  to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with  $50\Omega$  probes—see Figure 52). Note that the series capacitors, C<sub>TX</sub>, are optional for the return loss measurement.




Figure 51. Minimum Receiver Eye Timing and Voltage Compliance Specification

## 14.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 52.

#### NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.






Figure 52. Compliance Test/Measurement Load

## 15 Serial RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8641, for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitter types (short run and long run) on a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short run and long run transmitter specifications.

The short run transmitter specifications should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of +/-100 ppm. The worst case frequency difference between any transmit and receive clock will be 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

## 15.1 DC Requirements for Serial RapidIO SD*n*\_REF\_CLK and SD*n*\_REF\_CLK

For more information, see Section 13.2, "SerDes Reference Clocks."

# 15.2 AC Requirements for Serial RapidIO SD*n*\_REF\_CLK and SD*n*\_REF\_CLK

Table 51 lists AC requirements.



#### Table 54. Short Run Transmitter AC Timing Specifications—3.125 GBaud (continued)

Characteristic	Symbol	Range		Unit	Notes
	Symbol	Min	Max	Onne	Notes
Multiple output skew	S <sub>MO</sub>	_	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	+/– 100 ppm


#### Table 55. Long Run Transmitter AC Timing Specifications—1.25 GBaud


Characteristic	Symbol	Range		Unit	Notes	
Unaracteristic	Symbol	Min	Мах	Onic	Notes	
Output Voltage,	Vo	-0.40	2.30	Volts	Voltage relative to COMMON of either signal comprising a differential pair	
Differential Output Voltage	V <sub>DIFFPP</sub>	800	1600	mV p-p	_	
Deterministic Jitter	J <sub>D</sub>	—	0.17	UI p-p	_	
Total Jitter	J <sub>T</sub>	—	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>	_	1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit Interval	UI	800	800	ps	+/– 100 ppm	

#### Table 56. Long Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Symbol	R	ange	Unit	Notes
Glaracteristic	Symbol	Min	Max		Notes
Output Voltage,	V <sub>O</sub>	-0.40	2.30	Volts	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V <sub>DIFFPP</sub>	800	1600	mV p-p	—
Deterministic Jitter	J <sub>D</sub>	_	0.17	UI p-p	—
Total Jitter	J <sub>T</sub>	_	0.35	UI p-p	_
Multiple output skew	S <sub>MO</sub>	-	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	+/– 100 ppm







## 15.8 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding Bit Error Rate specification (Table 59, Table 60, Table 61) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the Receiver Input Compliance Mask shown in Figure 56 with the parameters specified in Table . The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a  $100 \Omega + -5\%$  differential resistive load.



Signal Listings

Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes
D1_MDVAL/LB_DVAL	J16	0	OV <sub>DD</sub>	10
D2_MDVAL	D19	0	OV <sub>DD</sub>	_
	Power Management S	Signals <sup>5</sup>		
ASLEEP	C19	0	OV <sub>DD</sub>	—
	System Clocking Si	gnals <sup>5</sup>		
SYSCLK	G16	I	OV <sub>DD</sub>	—
RTC	K17	I	OV <sub>DD</sub>	32
CLK_OUT	B16	0	OV <sub>DD</sub>	23
	Test Signals <sup>5</sup>		- <b>I</b>	
LSSD_MODE	C18	I	OV <sub>DD</sub>	26
TEST_MODE[0:3]	C16, E17, D18, D16	I	OV <sub>DD</sub>	26
	JTAG Signals <sup>5</sup>	5	· · ·	
ТСК	H18	I	OV <sub>DD</sub>	
TDI	J18	I	OV <sub>DD</sub>	24
TDO	G18	0	OV <sub>DD</sub>	23
TMS	F18	I	OV <sub>DD</sub>	24
TRST	A17	I	OV <sub>DD</sub>	24
	Miscellaneous	5	· · ·	
Spare	J17	_	—	13
GPOUT[0:7]/ TSEC1_TXD[0:7]	AF25, AC23, AG24, AG23, AE24, AE23, AE22, AD22	0	OV <sub>DD</sub>	6, 10
GPIN[0:7]/ TSEC1_RXD[0:7]	AL25, AL24, AK26, AK25, AM26, AF26, AH24, AG25	I	OV <sub>DD</sub>	10
GPOUT[8:15]/ TSEC2_TXD[0:7]	AB20, AJ23, AJ22, AD19, AH23, AH21, AG22, AG21	0	OV <sub>DD</sub>	10
GPIN[8:15]/ TSEC2_RXD[0:7]	AL22, AK22, AM21, AH20, AG20, AF20, AF23, AF22	I	OV <sub>DD</sub>	10
	Additional Analog S	ignals	- <b>I</b>	
TEMP_ANODE	AA11	Thermal	—	
TEMP_CATHODE	Y11	Thermal	—	
	Sense, Power and GNI	) Signals		
SENSEV <sub>DD</sub> _Core0	M14	V <sub>DD</sub> _Core0 sensing pin	-	31
SENSEV <sub>DD</sub> Core1	U20	V <sub>DD</sub> _Core1 sensing pin	-	12,31, <i>S1</i>



Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes
SENSEV <sub>SS</sub> _Core0	P14	Core0 GND sensing pin	—	31
SENSEV <sub>SS</sub> _Core1	V20	Core1 GND sensing pin	—	12, 31, <i>S3</i>
SENSEV <sub>DD</sub> _PLAT	N18	V <sub>DD</sub> _PLAT sensing pin	—	28
SENSEV <sub>SS</sub> _PLAT	P18	Platform GND sensing pin	_	29
D1_GV <sub>DD</sub>	B11, B14, D10, D13, F9, F12, H8, H11, H14, K10, K13, L8, P8, R6, U8, V6, W10, Y8, AA6, AB10, AC8, AD12, AE10, AF8, AG12, AH10, AJ8, AJ14, AK12, AL10, AL16	SDRAM 1 I/O supply	D1_GV <sub>DD</sub> 2.5 - DDR 1.8 DDR2	_
D2_GV <sub>DD</sub>	B2, B5, B8, D4, D7, E2, F6, G4, H2, J6, K4, L2, M6, N4, P2, T4, U2, W4, Y2, AB4, AC2, AD6, AE4, AF2, AG6, AH4, AJ2, AK6, AL4, AM2	SDRAM 2 I/O supply	D2_GV <sub>DD</sub> 2.5 V - DDR 1.8 V - DDR2	_
OV <sub>DD</sub>	B22, B25, B28, D17, D24, D27, F19, F22, F26, F29, G17, H21, H24, K19, K23, M21, AM30	DUART, Local Bus, DMA, Multiprocessor Interrupts, System Control & Clocking, Debug, Test, JTAG, Power management, I <sup>2</sup> C, JTAG and Miscellaneous I/O voltage	OV <sub>DD</sub> 3.3 V	_
LV <sub>DD</sub>	AC20, AD23, AH22	TSEC1 and TSEC2 I/O voltage	LV <sub>DD</sub> 2.5/3.3 V	_
TV <sub>DD</sub>	AC17, AG18, AK20	TSEC3 and TSEC4 I/O voltage	TV <sub>DD</sub> 2.5/3.3 V	_
SV <sub>DD</sub>	H31, J29, K28, K32, L30, M28, M31, N29, R30, T31, U29, V32, W30, Y31, AA29, AB32, AC30, AD31, AE29, AG30, AH31, AJ29, AK32, AL30, AM31	Transceiver Power Supply SerDes	SV <sub>DD</sub> 1.05/1.1 V	
XV <sub>DD</sub> _SRDS1	K26, L24, M27, N25, P26, R24, R28, T27, U25, V26	Serial I/O Power Supply for SerDes Port 1	XV <sub>DD</sub> _SRDS1 1.05/1.1 V	_



Name <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Notes	
AGND_SRDS1	P30	SerDes Port 1 Ground pin for AV <sub>DD</sub> _SRDS1		_	
AGND_SRDS2	AF30	SerDes Port 2 Ground pin for AV <sub>DD</sub> _SRDS2	—	_	
SGND	H28, H32, J30, K31, L28, L29, M32, N30, R29, T32, U30, V31, W29,Y32 AA30, AB31, AC29, AD32, AE30, AG29, AH32, AJ30, AK31, AL29, AM32	Ground pins for SV <sub>DD</sub>	_	_	
XGND	K27, L25, M26, N24, P27, R25, T26, U24, V27, W25, Y28, AA24, AB27, AC25, AD28, AE26, AF27, AH28, AJ26, AK27, AL26, AM28	Ground pins for XV <sub>DD</sub> _SRDS <i>n</i>	_	_	
Reset Configuration Signals <sup>20</sup>					
TSEC1_TXD[0] / cfg_alt_boot_vec	AF25	_	LV <sub>DD</sub>	_	
TSEC1_TXD[1]/ cfg_platform_freq	AC23	—	LV <sub>DD</sub>	21	
TSEC1_TXD[2:4]/ cfg_device_id[5:7]	AG24, AG23, AE24	—	LV <sub>DD</sub>	_	
TSEC1_TXD[5]/ cfg_tsec1_reduce	AE23	—	LV <sub>DD</sub>	_	
TSEC1_TXD[6:7]/ cfg_tsec1_prtcl[0:1]	AE22, AD22	—	LV <sub>DD</sub>	_	
TSEC2_TXD[0:3]/ cfg_rom_loc[0:3]	AB20, AJ23, AJ22, AD19	—	LV <sub>DD</sub>	_	
TSEC2_TXD[4], TSEC2_TX_ER/ cfg_dram_type[0:1]	AH23, AB19	_	LV <sub>DD</sub>	38	
TSEC2_TXD[5]/ cfg_tsec2_reduce	AH21	_	LV <sub>DD</sub>	_	
TSEC2_TXD[6:7]/ cfg_tsec2_prtcl[0:1]	AG22, AG21		LV <sub>DD</sub>		
TSEC3_TXD[0:1]/ cfg_spare[0:1]	AL21, AJ21	0	TV <sub>DD</sub>	33	
TSEC3_TXD[2]/ cfg_core1_enable	AM20	0	TV <sub>DD</sub>	_	
TSEC3_TXD[3]/ cfg_core1_Im_offset	AJ20	—	LV <sub>DD</sub>	_	
TSEC3_TXD[5]/ cfg_tsec3_reduce	AK21	_	LV <sub>DD</sub>		

### Table 63. MPC8641 Signal Reference by Functional Block (continued)



The Bergquist Company 18930 West 78 <sup>th</sup> St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com	800-347-4572
Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com	781-935-4850
Dow-Corning Corporation Corporate Center PO Box 994 Midland, MI 48686-0994 Internet: www.dowcorning.com	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674
Thermagon Inc. 4707 Detroit Ave. Cleveland, OH 44102 Internet: www.thermagon.com	888-246-9050

The following section provides a heat sink selection example using one of the commercially available heat sinks.

## **19.2.3 Heat Sink Selection Example**

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

 $T_j = T_i + T_r + (R_{\theta JC} + R_{\theta int} + R_{\theta sa}) \times P_d$ 

where:

T<sub>i</sub> is the die-junction temperature

T<sub>i</sub> is the inlet cabinet ambient temperature

 $T_r$  is the air temperature rise within the computer cabinet

 $R_{\theta JC}$  is the junction-to-case thermal resistance

 $R_{\theta int}$  is the adhesive or interface material thermal resistance

 $R_{\theta sa}$  is the heat sink base-to-ambient thermal resistance

P<sub>d</sub> is the power dissipated by the device

During operation, the die-junction temperatures  $(T_j)$  should be maintained less than the value specified in Table 2. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature  $(T_j)$  may range from 30° to 40°C. The air temperature rise within a cabinet  $(T_r)$  may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material ( $R_{0int}$ ) is typically about 0.2°C/W. For