



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | e200z4d   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 120MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SCI, SPI  |
| Peripherals                | DMA, POR, PWM, WDT  |
| Number of I/O              | 147   |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 16   |
| RAM Size                   | 160K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V   |
| Data Converters            | A/D 46x10b, 24x12b SAR  |
| Oscillator Type            | External, Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 176-LQFP  |
| Supplier Device Package    | 176-LQFP (24x24)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5645bf0mlu1">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5645bf0mlu1</a> |

# Table of Contents

|  |    |  |     |
|--|----|--|-----|
| Introduction . . . . .   | 4  | problems. . . . .  | 66  |
| 1.1 Document Overview . . . . .                                    | 4  | 4.11.2 Electromagnetic interference (EMI) . . . . .                                | 67  |
| 1.2 Description . . . . .  | 4  | 4.11.3 Absolute maximum ratings (electrical sensitivity)                           | 67  |
| 2 Block diagram . . . . .  | 7  | 4.12 Fast external crystal oscillator (4–40 MHz) electrical                        |     |
| 3 Package pinouts and signal descriptions . . . . .                | 10 | characteristics . . . . .  | 68  |
| 3.1 Pad types . . . . .  | 13 | 4.13 Slow external crystal oscillator (32 kHz) electrical                          |     |
| 3.2 System pins . . . . .  | 14 | characteristics . . . . .  | 71  |
| 3.3 Functional ports . . . . .                                     | 14 | 4.14 FMPLL electrical characteristics . . . . .                                    | 73  |
| 4 Electrical Characteristics . . . . .                             | 41 | 4.15 Fast internal RC oscillator (16 MHz) electrical                               |     |
| 4.1 Parameter classification . . . . .                             | 41 | characteristics . . . . .  | 74  |
| 4.2 NVUSRO register . . . . .                                      | 41 | 4.16 Slow internal RC oscillator (128 kHz) electrical                              |     |
| 4.2.1 NVUSRO [PAD3V5V(0)] field description . . . . .              | 42 | characteristics . . . . .  | 75  |
| 4.2.2 NVUSRO [PAD3V5V(1)] field description . . . . .              | 42 | 4.17 ADC electrical characteristics . . . . .                                      | 76  |
| 4.3 Absolute maximum ratings . . . . .                             | 42 | 4.17.1 Introduction . . . . .  | 76  |
| 4.4 Recommended operating conditions . . . . .                     | 44 | 4.18 Fast Ethernet Controller . . . . .  | 87  |
| 4.5 Thermal characteristics . . . . .                              | 47 | 4.18.1 MII Receive Signal Timing (RXD[3:0], RX_DV,<br>RX_ER, and RX_CLK) . . . . . | 87  |
| 4.5.1 Package thermal characteristics . . . . .                    | 47 | 4.18.2 MII Transmit Signal Timing (TXD[3:0], TX_EN,<br>TX_ER, TX_CLK) . . . . .    | 87  |
| 4.5.2 Power considerations . . . . .                               | 48 | 4.18.3 MII Async Inputs Signal Timing (CRS and COL)                                | 88  |
| 4.6 I/O pad electrical characteristics . . . . .                   | 48 | 4.18.4 MII Serial Management Channel Timing (MDIO and<br>MDC)                      | 89  |
| 4.6.1 I/O pad types . . . . .                                      | 48 | 4.19 On-chip peripherals . . . . .   | 91  |
| 4.6.2 I/O input DC characteristics . . . . .                       | 49 | 4.19.1 Current consumption . . . . .   | 91  |
| 4.6.3 I/O output DC characteristics . . . . .                      | 50 | 4.19.2 DSPI characteristics . . . . .  | 93  |
| 4.6.4 Output pin transition times . . . . .                        | 52 | 4.19.3 Nexus characteristics . . . . .   | 101 |
| 4.6.5 I/O pad current specification . . . . .                      | 53 | 4.19.4 JTAG characteristics . . . . .  | 103 |
| 4.7 RESET electrical characteristics . . . . .                     | 55 | 5 Package characteristics . . . . .  | 105 |
| 4.8 Power management electrical characteristics . . . . .          | 57 | 5.1 Package mechanical data . . . . .  | 105 |
| 4.8.1 Voltage regulator electrical characteristics . . . . .       | 57 | 5.1.1 176 LQFP package mechanical drawing . . . . .                                | 105 |
| 4.8.2 VDD_BV options . . . . .                                     | 59 | 5.1.2 208 LQFP package mechanical drawing . . . . .                                | 108 |
| 4.8.3 Voltage monitor electrical characteristics . . . . .         | 60 | 5.1.3 256 MAPBGA package mechanical drawing . . . . .                              | 113 |
| 4.9 Low voltage domain power consumption . . . . .                 | 61 | 6 Ordering information . . . . .   | 115 |
| 4.10 Flash memory electrical characteristics . . . . .             | 63 | 7 Revision history . . . . .   | 116 |
| 4.10.1 Program/Erase characteristics . . . . .                     | 63 |  |     |
| 4.10.2 Flash memory power supply DC characteristics                | 65 |  |     |
| 4.10.3 Flash memory start-up/switch-off timings . . . . .          | 66 |  |     |
| 4.11 Electromagnetic compatibility (EMC) characteristics . . . . . | 66 |  |     |
| 4.11.1 Designing hardened software to avoid noise                  |    |  |     |

## Other Features

- System clocks sources
  - 4–40 MHz external crystal oscillator
  - 16 MHz internal RC oscillator
  - FMPLL
  - Additionally, there are two low power oscillators: 128 kHz internal RC oscillator, 32 kHz external crystal oscillator
- Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillators or external 4–40 MHz crystal
  - Supports autonomous wake-up with 1 ms resolution with max timeout of 2 seconds
  - Optional support from external 32 kHz crystal oscillator, supporting wake-up with 1 second resolution and max timeout of 1 hour
- 1 Real Time Interrupt (RTI) with 32-bit counter resolution
- 1 Safety Enhanced Software Watchdog Timer (SWT) that supports keyed functionality
- 1 dual-channel FlexRay Controller with 128 message buffers
- 1 Fast Ethernet Controller (FEC)
- On-chip voltage regulator (VREG)
- Cryptographic Services Engine (CSE)
- Offered in the following standard package types:
  - 176-pin LQFP, 24 × 24 mm, 0.5 mm Lead Pitch
  - 208-pin LQFP, 28 × 28 mm, 0.5 mm Lead Pitch
  - 256-ball MAPBGA, 17 × 17mm, 1.0 mm Lead Pitch

Table 1. MPC5646C family comparison<sup>1</sup> (continued)

| Feature                             | MPC5644B    |             |             | MPC5644C    |             |             | MPC5645B    |             | MPC5645C    |             |             | MPC5646B    |             |             | MPC5646C    |             |            |  |  |  |  |  |  |  |  |  |  |  |  |
|-------------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------------|--|--|--|--|--|--|--|--|--|--|--|--|
| Package                             | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA  | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA  | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA |  |  |  |  |  |  |  |  |  |  |  |  |
| Ethernet                            | No          |             | Yes         |             |             | No          |             | Yes         |             |             | No          |             | Yes         |             |             |             |            |  |  |  |  |  |  |  |  |  |  |  |  |
| I <sup>2</sup> C                    | 1           |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |            |  |  |  |  |  |  |  |  |  |  |  |  |
| 32 kHz oscillator (SXOSC)           | Yes         |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |            |  |  |  |  |  |  |  |  |  |  |  |  |
| GPIO <sup>12</sup>                  | 147         | 177         | 147         | 177         | 199         | 147         | 177         | 147         | 177         | 199         | 147         | 177         | 147         | 177         | 147         | 177         | 199        |  |  |  |  |  |  |  |  |  |  |  |  |
| Debug                               | JTAG        |             |             |             | Nexus<br>3+ | JTAG        |             |             |             | Nexus<br>3+ | JTAG        |             |             |             | Nexus<br>3+ |             |            |  |  |  |  |  |  |  |  |  |  |  |  |
| Cryptographic Services Engine (CSE) | Optional    |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |            |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTES:

- <sup>1</sup> Feature set dependent on selected peripheral multiplexing; table shows example.
- <sup>2</sup> Based on 125 °C ambient operating temperature and subject to full device characterisation.
- <sup>3</sup> The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.
- <sup>4</sup> DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.
- <sup>5</sup> Not shared with 12-bit ADC, but possibly shared with other alternate functions.
- <sup>6</sup> There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.
- <sup>7</sup> 16x precision channels (ANP) and 3x standard (ANS).
- <sup>8</sup> Not shared with 10-bit ADC, but possibly shared with other alternate functions.
- <sup>9</sup> As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.
- <sup>10</sup> CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.
- <sup>11</sup> STCU controls MBIST activation and reporting.
- <sup>12</sup> Estimated I/O count for proposed packages based on multiplexing with peripherals.

## Package pinouts and signal descriptions

|   | 1      | 2        | 3      | 4      | 5      | 6        | 7      | 8      | 9        | 10     | 11     | 12     | 13       | 14     | 15          | 16          |   |
|---|--------|----------|--------|--------|--------|----------|--------|--------|----------|--------|--------|--------|----------|--------|-------------|-------------|---|
| A | PC[15] | PB[2]    | PC[13] | PI[1]  | PE[7]  | PH[8]    | PE[2]  | PE[4]  | PC[4]    | PE[3]  | PH[9]  | PI[4]  | PH[11]   | PE[14] | PA[10]      | PG[11]      | A |
| B | PH[13] | PC[14]   | PC[8]  | PC[12] | PI[3]  | PE[6]    | PH[5]  | PE[5]  | PC[5]    | PC[0]  | PC[2]  | PH[12] | PG[10]   | PA[11] | PA[9]       | PA[8]       | B |
| C | PH[14] | VDD_HV_A | PC[9]  | PL[0]  | PI[0]  | PH[7]    | PH[6]  | VSS_LV | VDD_HV_A | PA[5]  | PC[3]  | PE[15] | PG[14]   | PE[12] | PA[7]       | PE[13]      | C |
| D | PG[5]  | PI[6]    | PJ[4]  | PB[3]  | PK[15] | PI[2]    | PH[4]  | VDD_LV | PC[1]    | PH[10] | PA[6]  | PI[5]  | PG[15]   | PF[14] | PF[15]      | PH[2]       | D |
| E | PG[3]  | PI[7]    | PH[15] | PG[2]  |        |          |        |        |          |        |        |        | PG[0]    | PG[1]  | PH[0]       | VDD_HV_A    | E |
| F | PA[2]  | PG[4]    | PA[1]  | PE[1]  |        |          |        |        |          |        |        |        | PH[1]    | PH[3]  | PG[12]      | PG[13]      | F |
| G | PE[8]  | PE[0]    | PE[10] | PA[0]  |        |          |        |        |          |        |        |        | VDD_HV_B | PI[13] | PI[12]      | PA[3]       | G |
| H | PE[9]  | VDD_HV_A | PE[11] | PK[1]  |        |          |        |        |          |        |        |        | VDD_HV_A | VDD_LV | VSS_LV      | PI[11]      | H |
| J | VSS_HV | VRC_CTRL | VDD_LV | PG[9]  |        |          |        |        |          |        |        |        | PD[15]   | PI[8]  | PI[9]       | PI[10]      | J |
| K | RESET  | VSS_LV   | PG[8]  | PC[11] |        |          |        |        |          |        |        |        | PD[14]   | PD[13] | PB[14]      | PB[15]      | K |
| L | PC[10] | PG[7]    | PB[0]  | PK[2]  |        |          |        |        |          |        |        |        | PD[12]   | PB[12] | PB[13]      | VDD_HV_ADC1 | L |
| M | PG[6]  | PB[1]    | PK[4]  | PF[9]  |        |          |        |        |          |        |        |        | PB[11]   | PD[10] | PD[11]      | VSS_HV_ADC1 | M |
| N | PK[3]  | PF[8]    | PC[6]  | PC[7]  | PJ[13] | VDD_HV_A | PB[10] | PF[6]  | VDD_HV_A | PJ[1]  | PD[2]  | PJ[5]  | PB[5]    | PB[6]  | PJ[6]       | PD[9]       | N |
| P | PF[12] | PF[10]   | PF[13] | PA[14] | PJ[9]  | PA[12]   | PF[0]  | PF[5]  | PF[7]    | PJ[3]  | PJ[15] | PD[4]  | PD[7]    | PD[8]  | PJ[8]       | PJ[7]       | P |
| R | PF[11] | PA[15]   | PJ[11] | PJ[15] | PA[13] | PF[2]    | PF[3]  | PF[4]  | VDD_LV   | PJ[2]  | PJ[0]  | PD[0]  | PD[3]    | PD[6]  | VDD_HV_ADC0 | PB[7]       | R |
| T | PJ[12] | PA[4]    | PK[0]  | PJ[14] | PJ[10] | PF[1]    | XTAL   | EXTAL  | VSS_LV   | PB[9]  | PB[8]  | PI[14] | PD[1]    | PD[5]  | VSS_HV_ADC0 | PB[4]       | T |
|   | 1      | 2        | 3      | 4      | 5      | 6        | 7      | 8      | 9        | 10     | 11     | 12     | 13       | 14     | 15          | 16          |   |

### Notes:

- 1) VDD\_HV\_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], and PA[3].
- 2) Availability of port pin alternate functions depends on product selection.

Table 4. Functional port pin descriptions (continued)

| Port pin | PCR      | Alternate function <sup>1</sup>              | Function   | Peripheral   | I/O direction <sup>2</sup>                    | Pad type | RESET config. | Pin number |          |            |
|----------|----------|--|--|--|---|----------|---------------|------------|----------|------------|
|          |          |  |  |  |   |          |               | 176 LQFP   | 208 LQFP | 256 MAPBGA |
| PF[13]   | PCR[93]  | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—           | GPIO[93]<br>E1UC[26]<br>—<br>—<br>LIN5RX<br>WKPU[16]                   | SIUL<br>eMIOS_1<br>—<br>—<br>LINFlexD_5<br>WKPU                    | I/O<br>I/O<br>—<br>—<br>—<br>I                | S        | Tristate      | 49         | 57       | P3         |
| PF[14]   | PCR[94]  | AF0<br>AF1<br>AF2<br>AF3<br>ALT4             | GPIO[94]<br>CAN4TX<br>E1UC[27]<br>CAN1TX<br>MDIO                       | SIUL<br>FlexCAN_4<br>eMIOS_1<br>FlexCAN_1<br>FEC                   | I/O<br>O<br>I/O<br>O<br>I/O                   | M/S      | Tristate      | 126        | 150      | D14        |
| PF[15]   | PCR[95]  | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—<br>— | GPIO[95]<br>E1UC[4]<br>—<br>—<br>RX_DV<br>CAN1RX<br>CAN4RX<br>EIRQ[13] | SIUL<br>eMIOS_1<br>—<br>—<br>FEC<br>FlexCAN_1<br>FlexCAN_4<br>SIUL | I/O<br>I/O<br>—<br>—<br>—<br>I<br>—<br>—<br>I | M/S      | Tristate      | 125        | 149      | D15        |
| PG[0]    | PCR[96]  | AF0<br>AF1<br>AF2<br>AF3<br>ALT4             | GPIO[96]<br>CAN5TX<br>E1UC[23]<br>—<br>MDC                             | SIUL<br>FlexCAN_5<br>eMIOS_1<br>—<br>FEC                           | I/O<br>O<br>I/O<br>—<br>O                     | F        | Tristate      | 122        | 146      | E13        |
| PG[1]    | PCR[97]  | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—      | GPIO[97]<br>—<br>E1UC[24]<br>—<br>TX_CLK<br>CAN5RX<br>EIRQ[14]         | SIUL<br>—<br>eMIOS_1<br>—<br>FEC<br>FlexCAN_5<br>SIUL              | I/O<br>—<br>I/O<br>—<br>I<br>—<br>I           | M        | Tristate      | 121        | 145      | E14        |
| PG[2]    | PCR[98]  | AF0<br>AF1<br>AF2<br>AF3                     | GPIO[98]<br>E1UC[11]<br>SOUT_3<br>—                                    | SIUL<br>eMIOS_1<br>DSPI_3<br>—                                     | I/O<br>I/O<br>O<br>—                          | M/S      | Tristate      | 16         | 16       | E4         |
| PG[3]    | PCR[99]  | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[99]<br>E1UC[12]<br>CS0_3<br>—<br>WKPU[17]                         | SIUL<br>eMIOS_1<br>DSPI_3<br>—<br>WKPU                             | I/O<br>I/O<br>I/O<br>—<br>I                   | S        | Tristate      | 15         | 15       | E1         |
| PG[4]    | PCR[100] | AF0<br>AF1<br>AF2<br>AF3                     | GPIO[100]<br>E1UC[13]<br>SCK_3<br>—                                    | SIUL<br>eMIOS_1<br>DSPI_3<br>—                                     | I/O<br>I/O<br>I/O<br>—                        | M/S      | Tristate      | 14         | 14       | F2         |

**Table 4. Functional port pin descriptions (continued)**

| Port pin | PCR      | Alternate function <sup>1</sup>    | Function  | Peripheral                                      | I/O direction <sup>2</sup>      | Pad type | RESET config. | Pin number |          |            |
|----------|----------|------------------------------------|---|---|---------------------------------|----------|---------------|------------|----------|------------|
|          |          |                                    |   |   |                                 |          |               | 176 LQFP   | 208 LQFP | 256 MAPBGA |
| PH[14]   | PCR[126] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[126]<br>SCK_4<br>CS1_3<br>E1UC[27]               | SIUL<br>DSPI_4<br>DSPI_3<br>eMIOS_1             | I/O<br>I/O<br>O<br>I/O          | M/S      | Tristate      | 10         | 10       | C1         |
| PH[15]   | PCR[127] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[127]<br>SOUT_5<br>—<br>E1UC[17]                  | SIUL<br>DSPI_5<br>—<br>eMIOS_1                  | I/O<br>O<br>—<br>I/O            | M/S      | Tristate      | 8          | 8        | E3         |
| PI[0]    | PCR[128] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[128]<br>E0UC[28]<br>LIN8TX<br>—                  | SIUL<br>eMIOS_0<br>LINFlexD_8<br>—              | I/O<br>I/O<br>O<br>—            | S        | Tristate      | 172        | 196      | C5         |
| PI[1]    | PCR[129] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[129]<br>E0UC[29]<br>—<br>—<br>WKPU[24]<br>LIN8RX | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU<br>LINFlexD_8 | I/O<br>I/O<br>—<br>—<br>—       | S        | Tristate      | 171        | 195      | A4         |
| PI[2]    | PCR[130] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[130]<br>E0UC[30]<br>LIN9TX<br>—                  | SIUL<br>eMIOS_0<br>LINFlexD_9<br>—              | I/O<br>I/O<br>O<br>—            | S        | Tristate      | 170        | 194      | D6         |
| PI[3]    | PCR[131] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[131]<br>E0UC[31]<br>—<br>—<br>WKPU[23]<br>LIN9RX | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU<br>LINFlexD_9 | I/O<br>I/O<br>—<br>—<br>—       | S        | Tristate      | 169        | 193      | B5         |
| PI[4]    | PCR[132] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[132]<br>E1UC[28]<br>SOUT_4<br>—                  | SIUL<br>eMIOS_1<br>DSPI_4<br>—                  | I/O<br>I/O<br>O<br>—            | M/S      | Tristate      | 143        | 167      | A12        |
| PI[5]    | PCR[133] | AF0<br>AF1<br>AF2<br>AF3<br>ALT4   | GPIO[133]<br>E1UC[29]<br>SCK_4<br>CS2_5<br>CS2_6      | SIUL<br>eMIOS_1<br>DSPI_4<br>DSPI_5<br>DSPI_6   | I/O<br>I/O<br>I/O<br>O<br>O     | M/S      | Tristate      | 142        | 166      | D12        |
| PI[6]    | PCR[134] | AF0<br>AF1<br>AF2<br>AF3<br>ALT4   | GPIO[134]<br>E1UC[30]<br>CS0_4<br>CS0_5<br>CS0_6      | SIUL<br>eMIOS_1<br>DSPI_4<br>DSPI_5<br>DSPI_6   | I/O<br>I/O<br>I/O<br>I/O<br>I/O | S        | Tristate      | 11         | 11       | D2         |

**Table 4. Functional port pin descriptions (continued)**

| Port pin | PCR      | Alternate function <sup>1</sup>              | Function                      | Peripheral               | I/O direction <sup>2</sup> | Pad type | RESET config. | Pin number |          |            |
|----------|----------|--|-------------------------------|--------------------------|----------------------------|----------|---------------|------------|----------|------------|
|          |          |  |                               |                          |                            |          |               | 176 LQFP   | 208 LQFP | 256 MAPBGA |
| PL[10]   | PCR[186] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[186]<br>—<br>MCKO<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | F/S      | Tristate      | —          | —        | M11        |
| PL[11]   | PCR[187] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[187]<br>—<br>—<br>—      | SIUL<br>—<br>—<br>—      | I/O<br>—<br>—<br>—         | M/S      | Tristate      | —          | —        | M12        |
| PL[12]   | PCR[188] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[188]<br>—<br>EVTO<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | F11        |
| PL[13]   | PCR[189] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[189]<br>—<br>MDO6<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | F10        |
| PL[14]   | PCR[190] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[190]<br>—<br>MDO7<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | E12        |
| PL[15]   | PCR[191] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[191]<br>—<br>MDO8<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | E11        |
| PM[0]    | PCR[192] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[192]<br>—<br>MDO9<br>—   | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | E10        |
| PM[1]    | PCR[193] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[193]<br>—<br>MDO10<br>—  | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | E9         |
| PM[2]    | PCR[194] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[194]<br>—<br>MDO11<br>—  | SIUL<br>—<br>Nexus<br>—  | I/O<br>—<br>O              | M/S      | Tristate      | —          | —        | F12        |
| PM[3]    | PCR[195] | AF0<br>—<br>AF1<br>—<br>AF2<br>—<br>AF3<br>— | GPIO[195]<br>—<br>—<br>—<br>— | SIUL<br>—<br>—<br>—<br>— | I/O<br>—<br>—<br>—<br>—    | M/S      | Tristate      | —          | —        | K12        |

## Electrical Characteristics

- <sup>2</sup>  $V_{DD}$  as mentioned in the table is  $V_{DD\_HV\_A}/V_{DD\_HV\_B}$ . All values need to be confirmed during device validation.
- <sup>3</sup> Analog filters are available on all wakeup lines.
- <sup>4</sup> The width of input pulse in between 40 ns to 1000 ns is indeterminate. It may pass the noise or may not depending on silicon sample to sample variation.

### 4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 14](#) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 15](#) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 17](#) provides output driver characteristics for I/O pads when in FAST configuration.

**Table 14. I/O pull-up/pull-down DC electrical characteristics**

| Symbol            | C  | Parameter | Conditions <sup>1,2</sup>             | Value  |                          |     | Unit |     |    |
|-------------------|----|-----------|---------------------------------------|--|--------------------------|-----|------|-----|----|
|                   |    |           |                                       | Min  | Typ                      | Max |      |     |    |
| I <sub>WPUL</sub> | CC | P         | Weak pull-up current absolute value   | $V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | PAD3V5V = 0              | 10  | —    | 150 | μA |
|                   |    | C         |                                       | $V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$ | PAD3V5V = 1 <sup>3</sup> | 10  | —    | 250 |    |
|                   |    | P         |                                       |  | PAD3V5V = 1              | 10  | —    | 150 |    |
| I <sub>WPD1</sub> | CC | P         | Weak pull-down current absolute value | $V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | PAD3V5V = 0              | 10  | —    | 150 | μA |
|                   |    | C         |                                       |  | PAD3V5V = 1              | 10  | —    | 250 |    |
|                   |    | P         |                                       | $V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$ | PAD3V5V = 1              | 10  | —    | 150 |    |

NOTES:

<sup>1</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified.

<sup>2</sup>  $V_{DD}$  as mentioned in the table is  $V_{DD\_HV\_A}/V_{DD\_HV\_B}$ .

<sup>3</sup> The configuration PAD3V5 = 1 when  $V_{DD} = 5 \text{ V}$  is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

**Table 15. SLOW configuration output buffer electrical characteristics**

| Symbol          | C  | Parameter | Conditions <sup>1,2</sup>            | Value  |                       |     | Unit |   |
|-----------------|----|-----------|--------------------------------------|--|-----------------------|-----|------|---|
|                 |    |           |                                      | Min  | Typ                   | Max |      |   |
| V <sub>OH</sub> | CC | P         | Output high level SLOW configuration | Push Pull<br>$I_{OH} = -3 \text{ mA}, V_{DD} = 5.0 \text{ V} \pm 10\%, \text{PAD3V5V} = 0$ | 0.8V <sub>DD</sub>    | —   | —    | V |
|                 |    | C         |                                      |  | 0.8V <sub>DD</sub>    | —   | —    |   |
|                 |    | P         |                                      | $I_{OH} = -1.5 \text{ mA}, V_{DD} = 3.3 \text{ V} \pm 10\%, \text{PAD3V5V} = 1$            | V <sub>DD</sub> – 0.8 | —   | —    |   |

**Table 15. SLOW configuration output buffer electrical characteristics (continued)**

| Symbol          | C  | Parameter | Conditions <sup>1,2</sup>                 | Value     |  |     | Unit |                    |   |
|-----------------|----|-----------|---|-----------|--|-----|------|--------------------|---|
|                 |    |           |   | Min       | Typ  | Max |      |                    |   |
| V <sub>OL</sub> | CC | P         | Output low level<br>SLOW<br>configuration | Push Pull | I <sub>OL</sub> = 3 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                | —   | —    | 0.1V <sub>DD</sub> | V |
|                 |    |           |   |           | I <sub>OL</sub> = 3 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(3)</sup> | —   | —    | 0.1V <sub>DD</sub> |   |
|                 |    |           |   |           | I <sub>OL</sub> = 1.5 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1              | —   | —    | 0.5                |   |

## NOTES:

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.<sup>2</sup> V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.<sup>3</sup> The configuration PAD3V5V = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.**Table 16. MEDIUM configuration output buffer electrical characteristics**

| Symbol          | C  | Parameter | Conditions <sup>1,2</sup>                    | Value     |  |                       | Unit |                    |   |
|-----------------|----|-----------|--|-----------|--|-----------------------|------|--------------------|---|
|                 |    |           |  | Min       | Typ  | Max                   |      |                    |   |
| V <sub>OH</sub> | CC | C         | Output high level<br>MEDIUM<br>configuration | Push Pull | I <sub>OH</sub> = -3 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 0                  | 0.8V <sub>DD</sub>    | —    | —                  | V |
|                 |    |           |  |           | I <sub>OH</sub> = -1.5 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 1 <sup>(3)</sup> | 0.8V <sub>DD</sub>    | —    | —                  |   |
|                 |    |           |  |           | I <sub>OH</sub> = -2 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1                  | V <sub>DD</sub> - 0.8 | —    | —                  |   |
| V <sub>OL</sub> | CC | C         | Output low level<br>MEDIUM<br>configuration  | Push Pull | I <sub>OL</sub> = 3 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 0                   | —                     | —    | 0.2V <sub>DD</sub> | V |
|                 |    |           |  |           | I <sub>OL</sub> = 1.5 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%,<br>PAD3V5V = 1 <sup>(3)</sup>  | —                     | —    | 0.1V <sub>DD</sub> |   |
|                 |    |           |  |           | I <sub>OL</sub> = 2 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1                   | —                     | —    | 0.5                |   |

## NOTES:

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.<sup>2</sup> V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.<sup>3</sup> The configuration PAD3V5V = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 38. FMPLL electrical characteristics

| Symbol              | C  | Parameter | Conditions <sup>1</sup>                         | Value <sup>2</sup>  |     |                       | Unit              |
|---------------------|----|-----------|---|---|-----|-----------------------|-------------------|
|                     |    |           |   | Min   | Typ | Max                   |                   |
| f <sub>PLLIN</sub>  | SR | —         | FMPLL reference clock <sup>3</sup>              | —   | 4   | —                     | 64 MHz            |
| Δ <sub>PLLIN</sub>  | SR | —         | FMPLL reference clock duty cycle <sup>(3)</sup> | —   | 40  | —                     | 60 %              |
| f <sub>PLLOUT</sub> | CC | P         | FMPLL output clock frequency                    | —   | 16  | —                     | 120 MHz           |
| f <sub>CPU</sub>    | SR | —         | System clock frequency                          | —   | —   | 120 + 2% <sup>4</sup> | MHz               |
| f <sub>FREE</sub>   | CC | P         | Free-running frequency                          | —   | 20  | —                     | 150 MHz           |
| t <sub>LOCK</sub>   | CC | P         | FMPLL lock time                                 | Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)                                     | 40  | 100                   | μs                |
| Δt <sub>LTJIT</sub> | CC | —         | FMPLL long term jitter                          | f <sub>PLLIN</sub> = 40 MHz (resonator), f <sub>PLLCLK</sub> @ 120 MHz, 4000 cycles | —   | —                     | 6 ns (for < 1ppm) |
| I <sub>PLL</sub>    | CC | C         | FMPLL consumption                               | T <sub>A</sub> = 25 °C  | —   | —                     | 3 mA              |

## NOTES:

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.<sup>2</sup> All values need to be confirmed during device validation.<sup>3</sup> PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f<sub>PLLIN</sub> and Δ<sub>PLLIN</sub>.<sup>4</sup> f<sub>CPU</sub> 120 + 2% MHz can be achieved at 125 °C.

## 4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL.

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

| Symbol                            | C  | Parameter | Conditions <sup>1</sup>   | Value <sup>2</sup>              |     |     | Unit   |     |
|-----------------------------------|----|-----------|---|---------------------------------|-----|-----|--------|-----|
|                                   |    |           |   | Min                             | Typ | Max |        |     |
| f <sub>FIRC</sub>                 | CC | P         | Fast internal RC oscillator high frequency                            | T <sub>A</sub> = 25 °C, trimmed | —   | 16  | —      | MHz |
|                                   | SR | —         |   | —                               | 12  | —   | 20     |     |
| I <sub>FIRCRUN</sub> <sup>3</sup> | CC | T         | Fast internal RC oscillator high frequency current in running mode    | T <sub>A</sub> = 25 °C, trimmed | —   | —   | 200 μA |     |
| I <sub>FIRCPWD</sub>              | CC | D         | Fast internal RC oscillator high frequency current in power down mode | T <sub>A</sub> = 25 °C          | —   | —   | 100 nA |     |
|                                   |    | D         |   | T <sub>A</sub> = 55 °C          | —   | —   | 200 nA |     |
|                                   |    | D         |   | T <sub>A</sub> = 125 °C         | —   | —   | 1 μA   |     |

**Electrical Characteristics****Table 40. Slow internal RC oscillator (128 kHz) electrical characteristics (continued)**

| Symbol              | C  | Parameter | Conditions <sup>1</sup>  | Value <sup>2</sup>                                    |     |     | Unit |    |
|---------------------|----|-----------|--|---|-----|-----|------|----|
|                     |    |           |  | Min   | Typ | Max |      |    |
| T <sub>SIRCSU</sub> | CC | P         | Slow internal RC oscillator start-up time  | T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 5.0 V ± 10% | —   | 8   | 12   | μs |
| ΔSIRCPRE            | CC | C         | Slow internal RC oscillator precision after software trimming of f <sub>SIRC</sub>                 | T <sub>A</sub> = 25 °C                                | -2  | —   | +2   | %  |
| ΔSIRCTRIM           | CC | C         | Slow internal RC oscillator trimming step  | —   | —   | 2.7 | —    |    |
| ΔSIRCVAR            | CC | C         | Variation in f <sub>SIRC</sub> across temperature and fluctuation in supply voltage, post trimming | —   | -10 | —   | +10  | %  |

NOTES:

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.<sup>2</sup> All values need to be confirmed during device validation.<sup>3</sup> This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

## 4.17 ADC electrical characteristics

### 4.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).

#### NOTE

Due to ADC limitations, the two ADCs cannot sample a shared channel at the same time i.e., their sampling windows cannot overlap if a shared channel is selected. If this is done, neither of the ADCs can guarantee their conversion accuracies.




Figure 15. ADC\_0 characteristic and error definitions

#### 4.17.1.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device, can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source. A real filter, can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC Filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

Table 43. Conversion characteristics (12-bit ADC\_1)

| Symbol                            | C  | Parameter | Conditions <sup>1</sup>  | Value                       |                            |                            | Unit |
|-----------------------------------|----|-----------|--|-----------------------------|----------------------------|----------------------------|------|
|                                   |    |           |  | Min                         | Typ                        | Max                        |      |
| V <sub>SS_ADC1</sub>              | SR | —         | Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground (V <sub>SS_HV</sub> ) <sup>2</sup> | —                           | -0.1                       | 0.1                        | V    |
| V <sub>DD_ADC1</sub> <sup>3</sup> | SR | —         | Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground (V <sub>SS_HV</sub> )              | —                           | V <sub>DD_HV_A</sub> - 0.1 | V <sub>DD_HV_A</sub> + 0.1 | V    |
| V <sub>AInx</sub> <sup>3,4</sup>  | SR | —         | Analog input voltage <sup>5</sup>  | —                           | V <sub>SS_ADC1</sub> - 0.1 | V <sub>DD_ADC1</sub> + 0.1 | V    |
| f <sub>ADC1</sub>                 | SR | —         | ADC_1 analog frequency   | —                           | 8 + 2%                     | 32 + 2%                    | MHz  |
| t <sub>ADC1_PU</sub>              | SR | —         | ADC_1 power up delay   | —                           | 1.5                        |                            |      |
| t <sub>ADC1_S</sub>               | CC | T         | Sample time <sup>6</sup><br>VDD=5.0 V  | —                           | 440                        |                            |      |
|                                   |    |           | Sample time <sup>(6)</sup><br>VDD=3.3 V  | —                           | 530                        |                            |      |
| t <sub>ADC1_C</sub>               | CC | P         | Conversion time <sup>7, 8</sup><br>VDD=5.0 V   | f <sub>ADC1</sub> = 32 MHz  | 2                          |                            |      |
|                                   |    |           | Conversion time <sup>(7),<br/>(6)</sup><br>VDD =5.0 V  | f <sub>ADC 1</sub> = 30 MHz | 2.1                        |                            |      |
|                                   |    |           | Conversion time <sup>(7),<br/>(6)</sup><br>VDD=3.3 V   | f <sub>ADC 1</sub> = 20 MHz | 3                          |                            |      |
|                                   |    |           | Conversion time <sup>(7),<br/>(6)</sup><br>VDD =3.3 V  | f <sub>ADC1</sub> = 15 MHz  | 3.01                       |                            |      |
| C <sub>S</sub>                    | CC | D         | ADC_1 input sampling capacitance   | —                           | 5                          |                            |      |
| C <sub>P1</sub>                   | CC | D         | ADC_1 input pin capacitance 1  | —                           | 3                          |                            |      |
| C <sub>P2</sub>                   | CC | D         | ADC_1 input pin capacitance 2  | —                           | 1                          |                            |      |
| C <sub>P3</sub>                   | CC | D         | ADC_1 input pin capacitance 3  | —                           | 1.5                        |                            |      |
| R <sub>SW1</sub>                  | CC | D         | Internal resistance of analog source   | —                           |                            | 1                          | kΩ   |

<sup>7</sup> Conversion time = Bit evaluation time + Sampling time + 1 Clock cycle delay.

<sup>8</sup> Refer to ADC conversion table for detailed calculations.

<sup>9</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 4.18 Fast Ethernet Controller

MII signals use CMOS signal levels compatible with devices operating at 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

### 4.18.1 MII Receive Signal Timing (RXD[3:0], RX\_DV, RX\_ER, and RX\_CLK)

The receiver functions correctly up to a RX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the RX\_CLK frequency in 2:1 mode and two times the RX\_CLK frequency in 1:1 mode.

Table 44. MII Receive Signal Timing

| Spec | Characteristic                         | Min | Max | Unit          |
|------|--|-----|-----|---------------|
| M1   | RXD[3:0], RX_DV, RX_ER to RX_CLK setup | 5   | —   | ns            |
| M2   | RX_CLK to RXD[3:0], RX_DV, RX_ER hold  | 5   | —   | ns            |
| M3   | RX_CLK pulse width high                | 35% | 65% | RX_CLK period |
| M4   | RX_CLK pulse width low                 | 35% | 65% | RX_CLK period |




Figure 21. MII receive signal timing diagram

### 4.18.2 MII Transmit Signal Timing (TXD[3:0], TX\_EN, TX\_ER, TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX\_CLK frequency in 2:1 mode and two times the TX\_CLK frequency in 1:1 mode.

## 4.19.2 DSPI characteristics

Table 49. DSPI timing

| Spec | Characteristic  | Symbol           |                         |                      | Unit |
|------|---|------------------|-------------------------|----------------------|------|
|      |   |                  | Min                     | Max                  |      |
| 1    | DSPI Cycle Time   | $t_{SCK}$        | Refer note <sup>1</sup> | —                    | ns   |
| —    | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0 | $\Delta t_{CSC}$ | —                       | 115                  | ns   |
| —    | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1 | $\Delta t_{ASC}$ | 15                      | —                    | ns   |
| 2    | CS to SCK Delay <sup>2</sup>  | $t_{CSC}$        | 7                       | —                    | ns   |
| 3    | After SCK Delay <sup>3</sup>  | $t_{ASC}$        | 15                      | —                    | ns   |
| 4    | SCK Duty Cycle  | $t_{SDC}$        | $0.4 \times t_{SCK}$    | $0.6 \times t_{SCK}$ | ns   |
| —    | Slave Setup Time ( $\overline{SS}$ active to SCK setup time)                                      | $t_{SUSS}$       | 5                       | —                    | ns   |
| —    | Slave Hold Time ( $\overline{SS}$ active to SCK hold time)  | $t_{HSS}$        | 10                      | —                    | ns   |
| 5    | Slave Access Time ( $\overline{SS}$ active to SOUT valid) <sup>4</sup>                            | $t_A$            | —                       | 42                   | ns   |
| 6    | Slave SOUT Disable Time ( $\overline{SS}$ inactive to SOUT High-Z or invalid)                     | $t_{DIS}$        | —                       | 25                   | ns   |
| 7    | CSx to $\overline{PCSS}$ time   | $t_{PCSC}$       | 0                       | —                    | ns   |
| 8    | $\overline{PCSS}$ to PCSx time  | $t_{PASC}$       | 0                       | —                    | ns   |




Figure 29. DSPI modified transfer format timing—master, CPHA = 0

## Electrical Characteristics




Figure 34. Nexus output timing

## 6 Ordering information

|   |  |  |
|---|--|--|
| <b>Example code:</b><br><br>R = Tape & Reel (blank if Tray) _____   |  |  |
| <p><b>Qualification Status</b><br/> M = MC status<br/> S = Auto qualified<br/> P = PC status</p> <p><b>PC = Power Architecture</b></p> <p><b>Automotive Platform</b><br/> 56 = Power Architecture in 90 nm</p> <p><b>Core Version</b><br/> 4 = e200z4d core version (highest core version in the case of multiple cores)</p> <p><b>Flash Memory Size</b><br/> 4 = 1.5 MB<br/> 5 = 2 MB<br/> 6 = 3 MB</p> <p><b>Product Version</b><br/> B = Body<br/> C = Gateway</p> <p><b>Optional fields</b><br/> C = CSE module available<br/> Blank = none of these options available</p> <p><b>Fab and mask version indicator</b><br/> F = ATMC<br/> 0 = First version of the mask</p> <p><b>Temperature spec.</b><br/> C = -40 °C to 85 °C<br/> V = -40 °C to 105 °C<br/> M = -40 °C to 125 °C</p> <p><b>Package Code</b><br/> LU = 176 LQFP<br/> LT = 208 LQFP<br/> MJ = 256 MAPBGA</p> <p><b>CPU Frequency</b><br/> 1 = e200z4d operates up to 120 MHz<br/> 8 = e200z4d operates up to 80 MHz</p> <p><b>Shipping Method</b><br/> R = Tape and reel<br/> Blank = Tray</p> |  |  |
| <p>Note: Not all options are available on all devices. Refer to <a href="#">Table 1</a>, which shows the orderable part numbers for MPC564xx.</p>   |  |  |

Figure 45. Orderable parts

**Table 52. Revision history (continued)**

| Revision | Date          | Changes  |
|----------|---------------|--|
| 3        | 28 April 2011 | <ul style="list-style-type: none"> <li>• Replaced VIL min from <math>-0.4\text{ V}</math> to <math>-0.3\text{ V}</math> in the following tables:           <ul style="list-style-type: none"> <li>- I/O input DC electrical characteristics</li> <li>- Reset electrical characteristics</li> <li>- Fast external crystal oscillator (4 to 40 MHz) electrical characteristics</li> </ul> </li> <li>• Updated Crystal oscillator and resonator connection scheme figure</li> <li>• Specified NPN transistor as the recommended BCP68 transistor throughout the document</li> <li>• Code and Data flash memory—Program and erase specifications tables:<br/>Renamed the parameter <math>t_{ESUS}</math> to <math>T_{Teslat}</math></li> <li>• Revised the footnotes in the “Functional port pin descriptions” table.</li> <li>• In the “System pin descriptions” table, added a footnote to the A pads regarding not using IBE.<br/>For ports PB[12–15], changed ANX to ADC0_X.</li> <li>• Revised the presentation of the ADC functions on the following ports:<br/><math>PB[4–7]</math><br/><math>PD[0–11]</math></li> <li>• ADC conversion characteristics (10-bit ADC_0) table and Conversion characteristics (12-bit ADC_1) table- Updated footnote 5 and 7 respectively for the definition of the conversion time.</li> <li>• Data flash memory—Program and erase specifications: Updated <math>T_{wprogram}</math> to 500 <math>\mu\text{s}</math> and <math>T_{16Kperase}</math> to 500 <math>\mu\text{s}</math>. Corrected Teslat classification from “C” to “D”.</li> <li>• Code flash memory—Program and erase specifications: Corrected Teslat classification from “C” to “D”.</li> <li>• Flash Start-up time/Switch-off time: Changed <math>T_{FLARSTEXIT}</math> classification from “C” to “D”.</li> <li>• Functional port pin description: Added a footnote at the PB [9] port pin.</li> <li>• Absolute maximum ratings table: Added footnote 1.</li> <li>• Low voltage power domain electrical characteristics table: Updated IDDHALT, IDSTOP, IDDBY3, IDDBY2, IDDBY1.</li> <li>• Slow external crystal oscillator (32 kHz) electrical characteristics table: Updated <math>I_{mXOSC}</math>, <math>V_{SXOSC}</math>, <math>I_{SXOSCBIAS}</math> and <math>I_{SXOSC}</math>.</li> <li>• FMPLL electrical characteristics table: Updated <math>\Delta t_{LTJIT}</math>.</li> <li>• Fast internal RC oscillator (16 MHz) electrical characteristics table: Updated TFIRCSU and IFIRCPWD.</li> <li>• MII serial management channel timing table: Updated M12</li> <li>• JTAG characteristics table: Updated <math>t_{TDOV}</math>.</li> <li>• Low voltage monitor electrical characteristics table: Updated VLVDHV3H, VLVDHV3L, VLVDHV5H, VLVDHV5L.</li> <li>• DSPI electricals table: Updated spec 1, 5, 6. Updated footnote 2 and 3. Added <math>\Delta t_{CSC}</math>, <math>\Delta t_{ASC}</math>, <math>t_{SUSS}</math>, <math>t_{HSS}</math>.</li> <li>• IO consumption table: Updated all parameter values.</li> <li>• DSPI electricals: Updated <math>\Delta t_{CSC}</math> max to 115 ns.</li> <li>• Low voltage power domain electrical characteristics table: Added footnote 9.</li> <li>• ADC electrical characteristics: Added 2 notes above 10-bit and 12-bit conversion tables.</li> </ul> |

**Table 52. Revision history (continued)**

| Revision | Date         | Changes   |
|----------|--------------|---|
| 5        | 21 June 2012 | <ul style="list-style-type: none"> <li>• Updated the pins 23 and 24 of <a href="#">Figure 2.176-pin LQFP configuration</a></li> <li>• Updated unit of measure in <a href="#">Table 43 Conversion characteristics (12-bit ADC_1)</a></li> <li>• Modified the value to typical value in <a href="#">Table 48 On-chip peripherals current consumption</a></li> <li>• Added footnote to <math>t_{ESRT}</math> parameter in <a href="#">Table 25 Code flash memory—Program and erase specifications</a></li> <li>• Added footnote to <math>t_{ESRT}</math> parameter in <a href="#">Table 26 Data flash memory—Program and erase specifications</a></li> <li>• Updated <a href="#">Table 28 Flash memory read access timing</a>.</li> <li>• Updated Notes 2 and Notes 3 of <a href="#">Table 9 Recommended operating conditions (3.3 V)</a> and <a href="#">Table 10 Recommended operating conditions (5.0 V)</a> respectively.</li> <li>• Updated the footnote1 of <a href="#">Table 9 Recommended operating conditions (3.3 V)</a> and <a href="#">Table 10 Recommended operating conditions (5.0 V)</a></li> <li>• Updated <math>V_{DD\_HV\_A}</math> to <math>V_{DD\_BV}</math> for <math>C_{DEC2}</math> and <math>I_{DD\_HV\_A}</math> in <a href="#">Table 22 Voltage regulator electrical characteristics</a> and deleted footnote3</li> <li>• Updated the dedicated number of channels for 12-bit ADC in family comparison tables</li> <li>• Updated the values of <math>f_{SIRC}</math>, parameters and conditions of <math>\Delta_{SIRCVAR}</math> in <a href="#">Table 40 Slow internal RC oscillator (128 kHz) electrical characteristics</a></li> <li>• Updated second footnote in <a href="#">Table 10, Recommended operating conditions (5.0 V)</a></li> <li>• Updated the value of <math>t_{ADC0\_PU}</math> in <a href="#">Table 42, ADC conversion characteristics (10-bit ADC_0)</a></li> <li>• Updated the IDD values in <a href="#">Table 24, Low voltage power domain electrical characteristics</a></li> <li>• Added footnote to <a href="#">Table 24, Low voltage power domain electrical characteristics</a> related to current drawn from <math>V_{DD\_HV\_A}</math> and <math>V_{DD\_HV\_B}</math></li> <li>• Updated entire <a href="#">Section 4.17.1.1, "Input impedance and ADC accuracy"</a>- Updated the values of VLPREG in <a href="#">Table 22, Voltage regulator electrical characteristics</a>.</li> <li>• Updated the values of VLPREG in <a href="#">Table 22, Voltage regulator electrical characteristics</a>.</li> <li>• Added <math>T_A = 25^\circ C</math>, min and max values of <math>V_{MREG}</math> in <a href="#">Table 22, Voltage regulator electrical characteristics</a></li> <li>• Added <math>T_A = 25^\circ C</math>, min and max values of <math>V_{LPREG}</math> in <a href="#">Table 22, Voltage regulator electrical characteristics</a></li> <li>• Updated the min, max and typical values of <math>V_{LVDLVCORL}</math> and <math>V_{LVDLVBKPL}</math> in <a href="#">Table 23, Low voltage monitor electrical characteristics</a></li> <li>• Updated values of gmFXOSC in <a href="#">Table 35, Fast external crystal oscillator (4 to 40 MHz) electrical characteristics</a>Updated values of gmSXOSC in <a href="#">Table 37, Slow external crystal oscillator (32 kHz) electrical characteristics</a></li> <li>• Updated the footnote 5 for <math>T_{ADC0\_C}</math> in <a href="#">Table 42, ADC conversion characteristics (10-bit ADC_0)</a></li> <li>• Updated the footnotes of <a href="#">Table 24, Low voltage power domain electrical characteristics</a></li> </ul> |
| 5.1      | 15 Aug 2012  | <ul style="list-style-type: none"> <li>• Removed Footer: Preliminary tag</li> </ul>   |