



#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | e200z4d, e200z0h   |
| Core Size                  | 32-Bit Dual-Core   |
| Speed                      | 80MHz/120MHz   |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, LINbus, SCI, SPI                     |
| Peripherals                | DMA, POR, PWM, WDT   |
| Number of I/O              | 177  |
| Program Memory Size        | 3MB (3M x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 64K x 8  |
| RAM Size                   | 256K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V  |
| Data Converters            | A/D 33x10b, 10x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 208-LQFP   |
| Supplier Device Package    | 208-TQFP (28x28)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5646ccf0mlt1r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Table 1. MPC5646C family comparison<sup>1</sup> (continued)

| Feature                                | MPC5644B    |             | MPC5644C    |             | MPC5645B    |             | М           | MPC5645C    |             | MPC5        | 5646B       | MPC5646     |             | C           |             |
|--|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Package                                | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA  | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA  | 176<br>LQFP | 208<br>LQFP | 176<br>LQFP | 208<br>LQFP | 256<br>BGA  |
| Ethernet                               | N           | No          |             | Yes         |             | N           | No          |             | Yes         |             | N           | No          |             | Yes         |             |
| I <sup>2</sup> C                       |             | 1           |             |             |             |             |             |             |             |             |             |             |             |             |             |
| 32 kHz oscillator (SXOSC)              |             |             |             |             |             |             |             | Yes         |             |             |             |             |             |             |             |
| GPIO <sup>12</sup>                     | 147         | 177         | 147         | 177         | 199         | 147         | 177         | 147         | 177         | 199         | 147         | 177         | 147         | 177         | 199         |
| Debug                                  |             | JT/         | ٩G          |             | Nexus<br>3+ |             | JT          | AG          |             | Nexus<br>3+ |             | JT          | AG          |             | Nexus<br>3+ |
| Cryptographic Services<br>Engine (CSE) |             |             |             |             |             |             |             | Optional    | l           |             |             |             |             |             |             |

### NOTES:

<sup>1</sup> Feature set dependent on selected peripheral multiplexing; table shows example.

<sup>2</sup> Based on 125 °C ambient operating temperature and subject to full device characterisation.

<sup>3</sup> The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.

<sup>4</sup> DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.

<sup>5</sup> Not shared with 12-bit ADC, but possibly shared with other alternate functions.

<sup>6</sup> There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.

<sup>7</sup> 16x precision channels (ANP) and 3x standard (ANS).

<sup>8</sup> Not shared with 10-bit ADC, but possibly shared with other alternate functions.

<sup>9</sup> As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.

<sup>10</sup> CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.

<sup>11</sup> STCU controls MBIST activation and reporting.

<sup>12</sup> Estimated I/O count for proposed packages based on multiplexing with peripherals.

1

MPC5646C Data Sheet, Rev.6

റ



#### Package pinouts and signal descriptions

|   | 1      | 2            | 3      | 4      | 5      | 6            | 7      | 8      | 9            | 10     | 11     | 12     | 13           | 14     | 15              | 16              |   |
|---|--------|--------------|--------|--------|--------|--------------|--------|--------|--------------|--------|--------|--------|--------------|--------|-----------------|-----------------|---|
| A | PC[15] | PB[2]        | PC[13] | PI[1]  | PE[7]  | PH[8]        | PE[2]  | PE[4]  | PC[4]        | PE[3]  | PH[9]  | PI[4]  | PH[11]       | PE[14] | PA[10]          | PG[11]          | A |
| в | PH[13] | PC[14]       | PC[8]  | PC[12] | PI[3]  | PE[6]        | PH[5]  | PE[5]  | PC[5]        | PC[0]  | PC[2]  | PH[12] | PG[10]       | PA[11] | PA[9]           | PA[8]           | В |
| с | PH[14] | VDD_HV_<br>A | PC[9]  | PL[0]  | PI[0]  | PH[7]        | PH[6]  | VSS_LV | VDD_HV_<br>A | PA[5]  | PC[3]  | PE[15] | PG[14]       | PE[12] | PA[7]           | PE[13]          | с |
| D | PG[5]  | PI[6]        | PJ[4]  | PB[3]  | PK[15] | PI[2]        | PH[4]  | VDD_LV | PC[1]        | PH[10] | PA[6]  | PI[5]  | PG[15]       | PF[14] | PF[15]          | PH[2]           | D |
| E | PG[3]  | PI[7]        | PH[15] | PG[2]  | VDD_LV | VSS_LV       | PK[10] | PK[9]  | PM[1]        | PM[0]  | PL[15] | PL[14] | PG[0]        | PG[1]  | PH[0]           | VDD_HV_<br>A    | E |
| F | PA[2]  | PG[4]        | PA[1]  | PE[1]  | PL[2]  | PM[6]        | PL[1]  | PK[11] | PM[5]        | PL[13] | PL[12] | PM[2]  | PH[1]        | PH[3]  | PG[12]          | PG[13]          | F |
| G | PE[8]  | PE[0]        | PE[10] | PA[0]  | PL[3]  | VSS_HV       | VSS_HV | VSS_HV | VSS_HV       | VSS_HV | VSS_HV | PK[12] | VDD_HV_<br>B | PI[13] | PI[12]          | PA[3]           | G |
| н | PE[9]  | VDD_HV_<br>A | PE[11] | PK[1]  | PL[4]  | VSS_LV       | VSS_LV | VSS_HV | VSS_HV       | VSS_HV | VSS_HV | PK[13] | VDD_HV_<br>A | VDD_LV | VSS_LV          | PI[11]          | н |
| J | VSS_HV | VRC_CTR<br>L | VDD_LV | PG[9]  | PL[5]  | VSS_LV       | VSS_LV | VSS_LV | VSS_HV       | VSS_HV | VSS_HV | PK[14] | PD[15]       | PI[8]  | PI[9]           | PI[10]          | J |
| к | RESET  | VSS_LV       | PG[8]  | PC[11] | PL[6]  | VSS_LV       | VSS_LV | VSS_LV | VSS_LV       | VDD_LV | VDD_LV | PM[3]  | PD[14]       | PD[13] | PB[14]          | PB[15]          | к |
| L | PC[10] | PG[7]        | PB[0]  | PK[2]  | PL[7]  | VSS_LV       | VSS_LV | VSS_LV | VSS_LV       | VDD_LV | VDD_LV | PM[4]  | PD[12]       | PB[12] | PB[13]          | VDD_HV_<br>ADC1 | L |
| М | PG[6]  | PB[1]        | PK[4]  | PF[9]  | PK[5]  | PK[6]        | PK[7]  | PK[8]  | PL[8]        | PL[9]  | PL[10] | PL[11] | PB[11]       | PD[10] | PD[11]          | VSS_HV_<br>ADC1 | м |
| N | PK[3]  | PF[8]        | PC[6]  | PC[7]  | PJ[13] | VDD_HV_<br>A | PB[10] | PF[6]  | VDD_HV_<br>A | PJ[1]  | PD[2]  | PJ[5]  | PB[5]        | PB[6]  | PJ[6]           | PD[9]           | N |
| Ρ | PF[12] | PF[10]       | PF[13] | PA[14] | PJ[9]  | PA[12]       | PF[0]  | PF[5]  | PF[7]        | PJ[3]  | PI[15] | PD[4]  | PD[7]        | PD[8]  | PJ[8]           | PJ[7]           | Р |
| R | PF[11] | PA[15]       | PJ[11] | PJ[15] | PA[13] | PF[2]        | PF[3]  | PF[4]  | VDD_LV       | PJ[2]  | PJ[0]  | PD[0]  | PD[3]        | PD[6]  | VDD_HV_<br>ADC0 | PB[7]           | R |
| т | PJ[12] | PA[4]        | PK[0]  | PJ[14] | PJ[10] | PF[1]        | XTAL   | EXTAL  | VSS_LV       | PB[9]  | PB[8]  | PI[14] | PD[1]        | PD[5]  | VSS_HV_<br>ADC0 | PB[4]           | т |
|   | 1      | 2            | 3      | 4      | 5      | 6            | 7      | 8      | 9            | 10     | 11     | 12     | 13           | 14     | 15              | 16              | 1 |

Notes:

1) VDD\_HV\_B supplies the IO voltage domain for the pins PE[12], PA[11], PA[10], PA[9], PA[8], PA[7], PE[13], PF[14], PF[15], PG[0], PG[1], PH[3], PH[2], PH[1], PH[0], PG[12], PG[13], PA[3], PA[3], and PM[4]. 2)Availability of port pin alternate functions depends on product selection.

### Figure 4. 256-pin BGA configuration

## 3.1 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^1$ 

 $M = Medium^{1, 2}$ 

1. See the I/O pad electrical characteristics in the device data sheet for details.

MPC5646C Data Sheet, Rev.6

<sup>2.</sup> All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. For example, Fast/Medium pad will be Medium by default at reset. Similarly, Slow/Medium pad will be Slow by default. Only exception is PC[1] which is in medium configuration by default (refer to PCR.SRC in the reference manual, Pad Configuration Registers (PCR0—PCR198)).



|                    |         |                                    |  |   |                               |          |                           | Pir      | n numbe  | er         |
|--------------------|---------|------------------------------------|--|---|-------------------------------|----------|---------------------------|----------|----------|------------|
| Port<br>pin        | PCR     | Alternate<br>function <sup>1</sup> | Function                                       | Peripheral                              | I/O<br>direction <sup>2</sup> | Pad type | RESET<br>config.          | 176 LQFP | 208 LQFP | 256 MAPBGA |
| PB[11]             | PCR[27] | AF0<br>AF1<br>AF2                  | GPIO[27]<br>E0UC[3]<br>—                       | SIUL<br>eMIOS_0<br>—                    | I/O<br>I/O<br>—               | S        | Tristate                  | 97       | 117      | M13        |
|                    |         | AF3<br>—                           | CS0_0<br>ADC0_S[3]                             | DSPI_0<br>ADC_0                         | I/O<br>I                      |          |                           |          |          |            |
| PB[12]             | PCR[28] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[28]<br>E0UC[4]<br>—<br>CS1_0<br>ADC0_X[0] | SIUL<br>eMIOS_0<br><br>DSPI_0<br>ADC_0  | I/O<br>I/O<br>—<br>0<br>I     | S        | Tristate                  | 101      | 123      | L14        |
| PB[13]             | PCR[29] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[29]<br>E0UC[5]<br>—<br>CS2_0<br>ADC0_X[1] | SIUL<br>eMIOS_0<br>—<br>DSPI_0<br>ADC_0 | I/O<br>I/O<br>—<br>0<br>I     | S        | Tristate                  | 103      | 125      | L15        |
| PB[14]             | PCR[30] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[30]<br>E0UC[6]<br>—<br>CS3_0<br>ADC0_X[2] | SIUL<br>eMIOS_0<br><br>DSPI_0<br>ADC_0  | I/O<br>I/O<br>—<br>0<br>I     | S        | Tristate                  | 105      | 127      | K15        |
| PB[15]             | PCR[31] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[31]<br>E0UC[7]<br>—<br>CS4_0<br>ADC0_X[3] | SIUL<br>eMIOS_0<br>—<br>DSPI_0<br>ADC_0 | I/O<br>I/O<br>—<br>0<br>I     | S        | Tristate                  | 107      | 129      | K16        |
| PC[0] <sup>6</sup> | PCR[32] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[32]<br>—<br>TDI<br>—                      | SIUL<br>—<br>JTAGC<br>—                 | I/O<br>—<br>I<br>—            | M/S      | Input,<br>weak<br>pull-up | 154      | 178      | B10        |
| PC[1] <sup>6</sup> | PCR[33] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[33]<br>—<br>TDO<br>—                      | SIUL<br>—<br>JTAGC<br>—                 | I/O<br><br>                   | F/M      | Tristate                  | 149      | 173      | D9         |
| PC[2]              | PCR[34] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[34]<br>SCK_1<br>CAN4TX<br>—<br>EIRQ[5]    | SIUL<br>DSPI_1<br>FlexCAN_4<br><br>SIUL | I/O<br>I/O<br>O<br>I          | M/S      | Tristate                  | 145      | 169      | B11        |

| Table 4. Fun | ctional port p | oin descriptions | (continued)   |
|--------------|----------------|------------------|---------------|
|              |                |                  | (00111111000) |



|             |          |  |  | _   |  |          |                  | Pir      | n numbe  | er         |
|-------------|----------|--|--|---|--|----------|------------------|----------|----------|------------|
| Port<br>pin | PCR      | Alternate<br>function <sup>1</sup>           | Function   | Periphera   | I/O<br>direction <sup>2</sup>          | Pad type | RESET<br>config. | 176 LQFP | 208 LQFP | 256 MAPBGA |
| PJ[7]       | PCR[151] | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[151]<br>—<br>—<br>—<br>ADC0_S[30]                                     | SIUL<br>—<br>—<br>—<br>ADC_0                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         | _        | 111      | P16        |
| PJ[8]       | PCR[152] | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[152]<br>—<br>—<br>—<br>ADC0_S[31]                                     | SIUL<br>—<br>—<br>—<br>ADC_0                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         | _        | 110      | P15        |
| PJ[9]       | PCR[153] | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[153]<br>—<br>—<br>—<br>ADC1_S[8]                                      | SIUL<br>—<br>—<br>—<br>ADC_1                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         | _        | 68       | P5         |
| PJ[10]      | PCR[154] | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[154]<br>—<br>—<br>—<br>ADC1_S[9]                                      | SIUL<br>—<br>—<br>—<br>ADC_1                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         |          | 67       | T5         |
| PJ[11]      | PCR[155] | AF0<br>AF1<br>AF2<br>AF3<br>—                | GPIO[155]<br>—<br>—<br>—<br>ADC1_S[10]                                     | SIUL<br>—<br>—<br>—<br>ADC_1                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         |          | 60       | R3         |
| PJ[12]      | PCR[156] | AF0<br>AF1<br>AF2<br>AF3                     | GPIO[156]<br>—<br>—<br>—<br>ADC1_S[11]                                     | SIUL<br>—<br>—<br>—<br>ADC_1                                      | I/O<br>—<br>—<br>—<br>I                | S        | Tristate         |          | 59       | T1         |
| PJ[13]      | PCR[157] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>—<br>— | GPIO[157]<br>—<br>CS1_7<br>—<br>CAN4RX<br>ADC1_S[12]<br>CAN1RX<br>WKPU[31] | SIUL<br><br>DSPI_7<br><br>FlexCAN_4<br>ADC_1<br>FlexCAN_1<br>WKPU | I/O<br>- O<br>- I<br>- I<br>- I<br>- I | S        | Tristate         | _        | 65       | N5         |
| PJ[14]      | PCR[158] | AF0<br>AF1<br>AF2<br>AF3                     | GPIO[158]<br>CAN1TX<br>CAN4TX<br>CS2_7                                     | SIUL<br>FlexCAN_1<br>FlexCAN_4<br>DSPI_7                          | I/O<br>O<br>O<br>O                     | M/S      | Tristate         |          | 64       | T4         |

| Table 4. Functional | port r  | oin descri | ntions ( | (continued) | • |
|---------------------|---------|------------|----------|-------------|---|
|                     | PO: 1 P |            |          | (ooninaca)  |   |

|             |          |                                    |                          |                     |                               |          |                  | Pir      | n numbe  | ər         |
|-------------|----------|------------------------------------|--------------------------|---------------------|-------------------------------|----------|------------------|----------|----------|------------|
| Port<br>pin | PCR      | Alternate<br>function <sup>1</sup> | Function                 | Peripheral          | I/O<br>direction <sup>2</sup> | Pad type | RESET<br>config. | 176 LQFP | 208 LQFP | 256 MAPBGA |
| PM[4]       | PCR[196] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[196]<br>—<br>—<br>— | SIUL<br>—<br>—<br>— | I/O<br>—<br>—<br>—            | M/S      | Tristate         | _        | _        | L12        |
| PM[5]       | PCR[197] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[197]<br>—<br>—<br>— | SIUL<br>—<br>—<br>— | I/O<br>—<br>—<br>—            | M/S      | Tristate         |          | _        | F9         |
| PM[6]       | PCR[198] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[198]<br>—<br>—<br>— | SIUL<br>—<br>—<br>— | I/O<br>—<br>—                 | M/S      | Tristate         |          | _        | F6         |

 Table 4. Functional port pin descriptions (continued)

- <sup>1</sup> Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 000 → AF0; PCR.PA = 001 → AF1; PCR.PA = 010 → AF2; PCR.PA = 011 → AF3; PCR.PA = 100 → ALT4. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
- <sup>2</sup> Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
- <sup>3</sup> NMI[0] and NMI[1] have a higher priority than alternate functions. When NMI is selected, the PCR.PA field is ignored.
- <sup>4</sup> SXOSC's OSC32k\_XTAL and OSC32k\_EXTAL pins are shared with GPIO functionality. When used as crystal pins, other functionality of the pin cannot be used and it should be ensured that application never programs OBE and PUE bit of the corresponding PCR to "1".
- <sup>5</sup> If you want to use OSC32K functionality through PB[8] and PB[9], you must ensure that PB[10] is static in nature as PB[10] can induce coupling on PB[9] and disturb oscillator frequency.
- <sup>6</sup> Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
   PC[0:1] are available as JTAG pins (TDI and TDO respectively).
   PH[9:10] are available as JTAG pins (TCK and TMS respectively).
   It is up to the user to configure these pins as GPIO when needed.
- <sup>7</sup> When MBIST is enabled to run (STCU Enable = 1), the application must not drive or tie PAD[178) (MDO[0]) to 0 V before the device exits reset (external reset is removed) as the pad is internally driven to 1 to indicate MBIST operation. When MBIST is not enabled (STCU Enable = 0), there are no restriction as the device does not internally drive the pad.
- <sup>8</sup> These pins can be configured as Nexus pins during reset by the debugger writing to the Nexus Development Interface "Port Control Register" rather than the SIUL. Specifically, the debugger can enable the MDO[7:0], MSEO, and MCKO ports by programming NDI (PCR[MCKO\_EN] or PCR[PSTAT\_EN]). MDO[8:11] ports can be enabled by programming NDI ((PCR[MCKO\_EN] and PCR[FPM]) or PCR[PSTAT\_EN]).



| Symbol          |      | C | Paramotor                |           | Conditions <sup>1,2</sup>   |     |     | Unit               |   |
|-----------------|------|---|--------------------------|-----------|---|-----|-----|--------------------|---|
| Syn             | 1001 | C | Farameter                |           |   | Min | Тур | Max                |   |
| V <sub>OL</sub> | СС   | Ρ | Output low level<br>SLOW | Push Pull | $I_{OL} = 3 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$      | _   | _   | 0.1V <sub>DD</sub> | V |
|                 |      | С | configuration            |           | I <sub>OL</sub> = 3 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V =<br>1 <sup>(3)</sup> | _   |     | 0.1V <sub>DD</sub> |   |
|                 |      | Ρ |                          |           | I <sub>OL</sub> = 1.5 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1                 | _   | —   | 0.5                |   |

Table 15. SLOW configuration output buffer electrical characteristics (continued)

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

 $^{2}$  V<sub>DD</sub> as mentioned in the table is V<sub>DD\_HV\_A</sub>/V<sub>DD\_HV\_B</sub>.

<sup>3</sup> The configuration PAD3V5 = 1 when  $\overline{V_{DD}}$  = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

| Table 16. ME | DIUM configuration | output buffer | electrical of | characteristics |
|--------------|--------------------|---------------|---------------|-----------------|
|--------------|--------------------|---------------|---------------|-----------------|

| Sum             | hol  | c | Paramotor                                    | Conditions <sup>1,2</sup> |   |                       | Value |                    | Unit |
|-----------------|------|---|--|---------------------------|---|-----------------------|-------|--------------------|------|
| J               | 1001 | C | Farameter                                    |                           |   | Min                   | Тур   | Max                | Unit |
| V <sub>OH</sub> | CC   | С | Output high level<br>MEDIUM<br>configuration | Push Pull                 | $I_{OH} = -3 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%,$<br>PAD3V5V = 0                | 0.8V <sub>DD</sub>    | _     | _                  |      |
|                 |      | С |  |                           | $I_{OH} = -1.5 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%,$<br>PAD3V5V = 1 <sup>3</sup> | 0.8V <sub>DD</sub>    | _     | _                  | V    |
|                 |      | С |  |                           | I <sub>OH</sub> = −2 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1                     | V <sub>DD</sub> – 0.8 | _     | _                  |      |
| V <sub>OL</sub> | CC   | С | Output low level<br>MEDIUM<br>configuration  | Push Pull                 | $I_{OL} = 3 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%,$<br>PAD3V5V = 0                 | _                     | _     | 0.2V <sub>DD</sub> |      |
|                 |      | С |  |                           | $I_{OL} = 1.5 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%,$<br>$PAD3V5V = 1^{(3)}$       | _                     | _     | 0.1V <sub>DD</sub> | V    |
|                 |      | С |  |                           | I <sub>OL</sub> = 2 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%,<br>PAD3V5V = 1                      | —                     |       | 0.5                |      |

NOTES: <sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

 $^2~V_{DD}$  as mentioned in the table is  $V_{DD\_HV\_A}/V_{DD\_HV\_B}.$ 

<sup>3</sup> The configuration PAD3V5 = 1 when  $\overline{V_{DD}}$  = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.



### **Electrical Characteristics**



Figure 7. Noise filtering on reset signal

| Symbol C         |    | C | Paramotor                                  | Conditions <sup>1</sup>   | Value <sup>2</sup>  |     |                       |      |  |
|------------------|----|---|--|---|---------------------|-----|-----------------------|------|--|
| Synnb            |    | C | raiametei                                  | Conditions  | Min                 | Тур | Max                   | Onic |  |
| V <sub>IH</sub>  | SR | Ρ | Input High Level CMOS<br>(Schmitt Trigger) | _   | 0.65V <sub>DD</sub> | _   | V <sub>DD</sub> + 0.4 | V    |  |
| V <sub>IL</sub>  | SR | Ρ | Input low Level CMOS<br>(Schmitt Trigger)  | _   | -0.3                | _   | 0.35V <sub>DD</sub>   | V    |  |
| V <sub>HYS</sub> | СС | С | Input hysteresis CMOS<br>(Schmitt Trigger) | _   | 0.1V <sub>DD</sub>  |     | —                     | V    |  |
| V <sub>OL</sub>  | СС | Ρ | Output low level                           | Push Pull, $I_{OL} = 2 \text{ mA}$ ,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0<br>(recommended) | —                   | _   | 0.1V <sub>DD</sub>    | V    |  |
|                  |    |   |  | Push Pull, $I_{OL} = 1 \text{ mA}$ ,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>3</sup>     | _                   | _   | 0.1V <sub>DD</sub>    |      |  |
|                  |    |   |  | Push Pull, $I_{OL} = 1 \text{ mA}$ ,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended) | _                   | _   | 0.5                   |      |  |

Table 21. Reset electrical characteristics



| Symbol             |    | C | Parameter   | Conditions <sup>1</sup>  |      | Unit |     |    |
|--------------------|----|---|---|--|------|------|-----|----|
| Gymb               | 01 | Ŭ | l'arameter conditions                             |  | Min  | Тур  | Max |    |
| T <sub>tr</sub>    | СС | D | Output transition time<br>output pin <sup>4</sup> | C <sub>L</sub> = 25 pF,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0  | _    | —    | 10  | ns |
|                    |    |   | MEDIUM configuration                              | C <sub>L</sub> = 50 pF,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0  | _    | —    | 20  |    |
|                    |    |   |   | C <sub>L</sub> = 100 pF,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 | —    | —    | 40  |    |
|                    |    |   |   | C <sub>L</sub> = 25 pF,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1  | —    | —    | 12  |    |
|                    |    |   |   | C <sub>L</sub> = 50 pF,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1  | —    | —    | 25  |    |
|                    |    |   |   | C <sub>L</sub> = 100 pF,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 | —    | —    | 40  |    |
| $W_{FRST}$         | SR | Ρ | Reset input filtered pulse                        | —  | _    | —    | 40  | ns |
| W <sub>NFRST</sub> | SR | Ρ | Reset input not filtered pulse                    | _  | 1000 | —    | _   | ns |
| I <sub>WPU</sub>   | СС | Ρ | Weak pull-up current                              | V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1                             | 10   | —    | 150 | μΑ |
|                    |    |   | adsolute value                                    | $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$                 | 10   | _    | 150 |    |
|                    |    |   |   | $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^5$               | 10   | _    | 250 |    |

| Table 21. Reset electrical character | istics (continued) |
|--------------------------------------|--------------------|
|--------------------------------------|--------------------|

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> V<sub>DD</sub> as mentioned in the table is V<sub>DD HV A</sub>/V<sub>DD HV B</sub>. All values need to be confirmed during device validation.

<sup>3</sup> This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to the RGM module section of the device Reference Manual).

<sup>4</sup> C<sub>L</sub> includes device and package capacitance (C<sub>PKG</sub> < 5 pF).

<sup>5</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

# 4.8 **Power management electrical characteristics**

## 4.8.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD_LV}$  from the high voltage supply  $V_{DD_HV}$ . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through  $V_{DD HV A}$  power pin.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the on-chip VREG with an external ballast (BCP68 NPN device). It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.





Figure 9. Low voltage monitor vs. Reset

| Symbol                 |    | C Parameter |   | Conditions <sup>1</sup>   |      | Unit  |      |      |
|------------------------|----|-------------|---|---------------------------|------|-------|------|------|
|                        |    | Ŭ           | , and not of                                | Contailione               | Min  | Тур   | Max  | onic |
| V <sub>PORUP</sub>     | SR | Ρ           | Supply for functional POR module            | —                         | 1.0  | —     | 5.5  |      |
| V <sub>PORH</sub>      | СС | Ρ           | Power-on reset threshold                    | ower-on reset threshold — |      | _     | 2.6  |      |
| V <sub>LVDHV3H</sub>   | СС | Т           | LVDHV3 low voltage detector high threshold  | —                         | 2.7  | _     | 2.85 |      |
| V <sub>LVDHV3L</sub>   | СС | Т           | LVDHV3 low voltage detector low threshold   | —                         | 2.6  | _     | 2.74 | V    |
| V <sub>LVDHV5H</sub>   | СС | Т           | LVDHV5 low voltage detector high threshold  | —                         | 4.3  | _     | 4.5  |      |
| V <sub>LVDHV5L</sub>   | СС | Т           | LVDHV5 low voltage detector low threshold   | —                         | 4.2  |       | 4.4  |      |
| V <sub>LVDLVCORL</sub> | СС | Ρ           | LVDLVCOR low voltage detector low threshold | $T_A = 25 \ ^\circ C$ ,   | 1.12 | 1.145 | 1.17 |      |
| V <sub>LVDLVBKPL</sub> | СС | Ρ           | LVDLVBKP low voltage detector low threshold | aiter trimming            | 1.12 | 1.145 | 1.17 |      |

| Table 23. Low voltage | e monitor electrical | characteristics |
|-----------------------|----------------------|-----------------|
|-----------------------|----------------------|-----------------|

NOTES: <sup>1</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified. <sup>2</sup> All values need to be confirmed during device validation.

#### 4.9 Low voltage domain power consumption

Table 24 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.





Figure 10. Crystal oscillator and resonator connection scheme

## NOTE

### XTAL/EXTAL must not be directly used to drive external circuits.

| Nominal<br>frequency<br>(MHz) | NDK crystal<br>reference | Crystal<br>equivalent<br>series<br>resistance<br>ESR Ω | Crystal<br>motional<br>capacitance<br>(C <sub>m</sub> ) fF | Crystal<br>motional<br>inductance<br>(L <sub>m</sub> ) mH | Load on<br>xtalin/xtalout<br>C1 = C2<br>(pF) <sup>1</sup> | Shunt<br>capacitance<br>between<br>xtalout<br>and xtalin<br>C0 <sup>2</sup> (pF) |
|-------------------------------|--------------------------|--|--|---|---|--|
| 4                             | NX8045GB                 | 300  | 2.68   | 591.0   | 21  | 2.93   |
| 8                             |                          | 300  | 2.46   | 160.7   | 17  | 3.01   |
| 10                            | NX5032GA                 | 150  | 2.93   | 86.6  | 15  | 2.91   |
| 12                            |                          | 120  | 3.11   | 56.5  | 15  | 2.93   |
| 16                            |                          | 120  | 3.90   | 25.3  | 10  | 3.00   |
| 40                            | NX5032GA                 | 50   | 6.18   | 2.56  | 8   | 3.49   |

## Table 34. Crystal description

NOTES:

The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

<sup>2</sup> The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).



| Symbol             |    | C | C Parameter Conditions <sup>1</sup>       |   |                                  | Value |     | Unit |      |
|--------------------|----|---|---|---|----------------------------------|-------|-----|------|------|
|                    |    | C | Farameter                                 | Conditions                                    |                                  | Min   | Тур | Max  | Onit |
| R <sub>SW2</sub>   | СС | D | Internal resistance of analog source      | _   | -                                | _     | _   | 2    | kΩ   |
| R <sub>AD</sub>    | СС | D | Internal resistance of analog source      | _   | -                                | _     | -   | 2    | kΩ   |
| I <sub>INJ</sub> 7 | SR | _ | Input current Injection                   | Current $V_{DD} =$ injection on3.3 V ± 10%    |                                  | -5    | _   | 5    | mA   |
|                    |    |   |   | input, different<br>from the<br>converted one | V <sub>DD</sub> =<br>5.0 V ± 10% | -5    | _   | 5    |      |
| INL                | СС | Т | Absolute value for integral non-linearity | No overload                                   | No overload                      |       | 0.5 | 1.5  | LSB  |
| DNL                | СС | Т | Absolute differential non-linearity       | No overload                                   |                                  | _     | 0.5 | 1.0  | LSB  |
| OFS                | СС | Т | Absolute offset error                     | _   | -                                | _     | 0.5 | _    | LSB  |
| GNE                | СС | Т | Absolute gain error                       | _   | -                                | _     | 0.6 | _    | LSB  |
| TUEP               | СС | Ρ | Total unadjusted                          | Without curren                                | t injection                      | -2    | 0.6 | 2    | LSB  |
|                    |    | Т | channels, input only<br>pins              | With current injection                        |                                  | -3    |     | 3    |      |
| TUEX               | СС | Т | Total unadjusted                          | Without curren                                | t injection                      | -3    | 1   | 3    | LSB  |
|                    |    | Т | channel                                   | With current in                               | jection                          | -4    |     | 4    |      |

Table 42. ADC conversion characteristics (10-bit ADC\_0) (continued)

 $^1$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

<sup>2</sup> Analog and digital  $V_{SS HV}$  must be common (to be tied together externally).

<sup>3</sup> V<sub>AINx</sub> may exceed V<sub>SS\_ADC0</sub> and V<sub>DD\_ADC0</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

- <sup>4</sup> During the sample time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{ADC0\_S}$ . After the end of the sample time  $t_{ADC0\_S}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{ADC0\_S}$  depend on programming.
- <sup>5</sup> This parameter does not include the sample time t<sub>ADC0\_S</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result
- <sup>6</sup> Refer to ADC conversion table for detailed calculations.

<sup>7</sup> PB10 should not have any current injected. It can disturb accuracy on other ADC\_0 pins.

<sup>8</sup> Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.



| Symbol                            |    | <b>^</b> | Parameter  | Conditions <sup>1</sup>     | Value                      |     |                            |      |  |
|-----------------------------------|----|----------|--|-----------------------------|----------------------------|-----|----------------------------|------|--|
| Symb                              | 01 | C        | Parameter  | Conditions                  | Min                        | Тур | Max                        | Unit |  |
| V <sub>SS_ADC1</sub>              | SR | _        | Voltage on<br>VSS_HV_ADC1<br>(ADC_1 reference)<br>pin with respect to<br>ground (V <sub>SS_HV</sub> ) <sup>2</sup> | _                           | -0.1                       |     | 0.1                        | V    |  |
| V <sub>DD_ADC1</sub> <sup>3</sup> | SR |          | Voltage on<br>VDD_HV_ADC1<br>pin (ADC_1<br>reference) with<br>respect to ground<br>(V <sub>SS_HV</sub> )           | _                           | V <sub>DD_HV_A</sub> - 0.1 |     | V <sub>DD_HV_A</sub> + 0.1 | >    |  |
| V <sub>AINx</sub> <sup>3,4</sup>  | SR | —        | Analog input<br>voltage <sup>5</sup>   | _                           | V <sub>SS_ADC1</sub> - 0.1 |     | V <sub>DD_ADC1</sub> + 0.1 | V    |  |
| f <sub>ADC1</sub>                 | SR | —        | ADC_1 analog<br>frequency  | _                           | 8 + 2%                     |     | 32 + 2%                    | MHz  |  |
| t <sub>ADC1_PU</sub>              | SR | —        | ADC_1 power up<br>delay  |                             |                            | 1.5 |                            | μs   |  |
| t <sub>ADC1_S</sub>               | CC | Т        | Sample time <sup>6</sup><br>VDD=5.0 V  | _                           | 440                        |     |                            | ns   |  |
|                                   |    |          | Sample time <sup>(6)</sup><br>VDD=3.3 V  |                             | 530                        |     |                            |      |  |
| t <sub>ADC1_C</sub>               | СС | Р        | Conversion time <sup>7, 8</sup><br>VDD=5.0 V   | f <sub>ADC1</sub> = 32 MHz  | 2                          |     |                            |      |  |
|                                   |    |          | Conversion time <sup>(7),</sup><br>(6)<br>VDD =5.0 V   | f <sub>ADC 1</sub> = 30 MHz | 2.1                        |     |                            | μs   |  |
|                                   |    |          | Conversion time <sup>(7),</sup><br>(6)<br>VDD=3.3 V  | f <sub>ADC 1</sub> = 20 MHz | 3                          |     |                            |      |  |
|                                   |    |          | Conversion time <sup>(7),</sup><br>( <sup>6)</sup><br>VDD =3.3 V   | f <sub>ADC1</sub> = 15 MHz  | 3.01                       |     |                            |      |  |
| C <sub>S</sub>                    | CC | D        | ADC_1 input<br>sampling<br>capacitance   |                             |                            | 5   |                            | pF   |  |
| C <sub>P1</sub>                   | CC | D        | ADC_1 input pin<br>capacitance 1   | _                           |                            | 3   |                            | pF   |  |
| C <sub>P2</sub>                   | CC | D        | ADC_1 input pin<br>capacitance 2   | _                           |                            | 1   |                            | pF   |  |
| C <sub>P3</sub>                   | CC | D        | ADC_1 input pin<br>capacitance 3   | _                           |                            | 1.5 |                            | pF   |  |
| R <sub>SW1</sub>                  | CC | D        | Internal resistance<br>of analog source  | _                           |                            |     | 1                          | kΩ   |  |

| Table 43. | Conversion | characteristics | (12-bit ADC | 1) |
|-----------|------------|-----------------|-------------|----|
|           |            |                 | (           | /  |



### **Electrical Characteristics**



Figure 24. MII serial management channel timing diagram

MPC5646C Data Sheet, Rev.6



# 4.19 On-chip peripherals

# 4.19.1 Current consumption

| Symbol                       |    | C | Parameter   |   | Conditions  | Value <sup>2</sup>   | Unit |
|------------------------------|----|---|---|---|---|--|------|
| Symbol                       |    | C | Farameter   | Conditions  |   | Тур  | Onic |
| I <sub>DD_HV_</sub> A(CAN)   | CC | D | CAN<br>(FlexCAN)<br>supply current<br>on V <sub>DD_HV_A</sub> | 500<br>KbpsTotal (static +<br>dynamic)<br>consumption:125<br>Kbpsconsumption:<br>FlexCAN in loop-back<br>mode<br>XTAL@8 MHz used<br>as CAN engine clock<br>source<br> |   | 7.652 × f <sub>periph</sub> + 84.73<br>8.0743 × f <sub>periph</sub> + 26.757 | Αμ   |
| I <sub>DD_HV_</sub> A(eMIOS) | CC | D | eMIOS supply<br>current on<br>V <sub>DD_HV_A</sub>            | Static cor<br>eMIOS cl<br>Global pr   | nsumption:<br>hannel OFF<br>rescaler enabled  | $28.7 \times f_{periph}$   |      |
|                              |    |   |   | Dynamic<br>It does no<br>frequenc   | consumption:<br>ot change varying the<br>y (0.003 mA)                               | 3  |      |
| I <sub>DD_HV_</sub> A(SCI)   | СС | D | SCI (LINFlex)<br>supply current<br>on V <sub>DD_HV_A</sub>    | Total (sta<br>consump<br>LIN mode<br>Baudrate   | tic + dynamic)<br>tion:<br>e<br>:: 20 Kbps  | 4.7804 × f <sub>periph</sub> + 30.946  |      |
| I <sub>DD_HV_</sub> A(SPI)   | CC | D | SPI (DSPI)<br>supply current                                  | Ballast st<br>clocked)  | atic consumption (only  | 1  |      |
|                              |    |   | on V <sub>DD_HV_A</sub>                                       | Ballast dy<br>(continuc<br>Baudrate<br>Transmis<br>Frame: 1   | ynamic consumption<br>bus communication):<br>:: 2 Mbit<br>sion every 8 µs<br>6 bits | $16.3 \times f_{periph}$   |      |
| I <sub>DD_HV_</sub> A(ADC)   | СС | D | ADC supply<br>current on<br>V <sub>DD_HV_A</sub>              | V <sub>DD</sub> =<br>5.5 V  | Ballast static<br>consumption (no<br>conversion)                                    | $0.0409 \times f_{periph}$   | mA   |
|                              |    |   |   | V <sub>DD</sub> = Ballast dynamic<br>5.5 V consumption<br>(continuous<br>conversion)  |   | $0.0049 \times f_{periph}$   | -    |
| IDD_HV_ADC0                  | CC | D | ADC_0 supply<br>current on<br>V <sub>DD_HV_ADC0</sub>         | V <sub>DD</sub> = Analog static<br>5.5 V consumption (no<br>conversion)   |   | 200  | μA   |
|                              |    |   |   |   | Analog dynamic<br>consumption<br>(continuous<br>conversion)                         | 4  | mA   |

## Table 48. On-chip peripherals current consumption<sup>1</sup>



**Electrical Characteristics** 

| Snec | Characteristic  | Symbol           |   |                      | Unit                 |
|------|---|------------------|---|----------------------|----------------------|
| opec | onaracteristic  | Oymbol           | Min   | Max                  | onit                 |
| 9    | Data Setup Time for Inputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0) <sup>5</sup><br>Master (MTFE = 1, CPHA = 1) | t <sub>SUI</sub> | 36<br>5<br>36<br>36                                       |                      | ns<br>ns<br>ns<br>ns |
| 10   | Data Hold Time for Inputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0) <sup>5</sup><br>Master (MTFE = 1, CPHA = 1)  | t <sub>HI</sub>  | 0<br>4<br>0<br>0  | <br>                 | ns<br>ns<br>ns<br>ns |
| 11   | Data Valid (after SCK edge)<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0)<br>Master (MTFE = 1, CPHA = 1)             | t <sub>SUO</sub> | <br>  | 12<br>37<br>12<br>12 | ns<br>ns<br>ns<br>ns |
| 12   | Data Hold Time for Outputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0)<br>Master (MTFE = 1, CPHA = 1)              | t <sub>HO</sub>  | 0 <sup>6</sup><br>9.5<br>0 <sup>7</sup><br>0 <sup>8</sup> | <br>                 | ns<br>ns<br>ns<br>ns |

### Table 49. DSPI timing (continued)

NOTES:

<sup>1</sup> This value of this parameter is dependent upon the external device delays and the other parameters mentioned in this table.

<sup>2</sup> The maximum value is programmable in DSPI\_CTAR*n* [PSSCK] and DSPI\_CTAR*n* [CSSCK]. For MPC5646C, the spec value of t<sub>CSC</sub> will be attained only if T<sub>DSPI</sub> x PSSCK x CSSCK >  $\Delta$ t<sub>CSC</sub>.

<sup>3</sup> The maximum value is programmable in DSPI\_CTAR*n* [PASC] and DSPI\_CTAR*n* [ASC]. For MPC5646C, the spec value of  $t_{ASC}$  will be attained only if  $T_{DSPI}$  x PASC x ASC >  $\Delta t_{ASC}$ .

 $^4\,$  The parameter value is obtained from  $t_{SUSS}$  and  $t_{SUO}$  for slave.

<sup>5</sup> This number is calculated assuming the SMPL\_PT bitfield in DSPI\_MCR is set to 0b00.

<sup>6</sup> For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 0) is -2 ns.

<sup>7</sup> For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 0) is -2 n.

<sup>8</sup> For DSPI1, the Data Hold Time for Outputs in Master (MTFE = 1, CPHA = 1) is -2 ns.





Figure 28. DSPI classic SPI timing-slave, CPHA = 1





Figure 33. DSPI PCS strobe (PCSS) timing

## 4.19.3 Nexus characteristics

| Spec | Characteristic  | Symbol                                  | Min  | Мах  | Unit              |
|------|---|---|------|------|-------------------|
| 1    | MCKO Cycle<br>Time <sup>2</sup>                           | t <sub>MCYC</sub>                       | 16.3 | _    | ns                |
| 2    | MCKO Duty Cycle   | t <sub>MDC</sub>                        | 40   | 60   | %                 |
| 3    | MCKO Low to<br>MDO, MSEO,<br>EVTO Data Valid <sup>3</sup> | t <sub>MDOV</sub>                       | -0.1 | 0.25 | t <sub>MCYC</sub> |
| 4    | EVTI Pulse Width  | t <sub>EVTIPW</sub>                     | 4.0  | —    | t <sub>TCYC</sub> |
| 5    | EVTO Pulse<br>Width                                       | t <sub>EVTOPW</sub>                     | 1    |      | t <sub>MCYC</sub> |
| 6    | TCK Cycle Time <sup>4</sup>                               | t <sub>TCYC</sub>                       | 40   | —    | ns                |
| 7    | TCK Duty Cycle  | t <sub>TDC</sub>                        | 40   | 60   | %                 |
| 8    | TDI, TMS Data<br>Setup Time                               | t <sub>NTDIS</sub> , t <sub>NTMSS</sub> | 8    | —    | ns                |
| 9    | TDI, TMS Data<br>Hold Time                                | t <sub>NTDIH</sub> , t <sub>NTMSH</sub> | 5    | —    | ns                |
| 10   | TCK Low to TDO<br>Data Valid                              | t <sub>JOV</sub>                        | 0    | 25   | ns                |

NOTES:

JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at  $V_{DDE} = 4.0 - 5.5$  V,  $T_A = T_L$  to  $T_H$ , and  $C_L = 30$  pF with SRC = 0b11.

<sup>2</sup> MCKO can run up to 1/2 of full system frequency. It can also run at system frequency when it is <60 MHz.

 $^3$  MDO,  $\overline{\text{MSEO}}$ , and  $\overline{\text{EVTO}}$  data is held valid until next MCKO low cycle.

<sup>4</sup> The system clock frequency needs to be three times faster than the TCK frequency.





Figure 35. Nexus TDI, TMS, TDO timing

## 4.19.4 JTAG characteristics

| Table 51 | . JTAG | characteristics |
|----------|--------|-----------------|
|----------|--------|-----------------|

| No  | Symbol            |    | c | Parameter      |     | Unit |     |      |  |
|-----|-------------------|----|---|----------------|-----|------|-----|------|--|
| NO. | Synno             |    | C | raiametei      | Min | Тур  | Max | Onit |  |
| 1   | t <sub>JCYC</sub> | CC | D | TCK cycle time | 64  | _    | _   | ns   |  |
| 2   | t <sub>TDIS</sub> | CC | D | TDI setup time | 10  | —    | —   | ns   |  |
| 3   | t <sub>TDIH</sub> | CC | D | TDI hold time  | 5   | —    | _   | ns   |  |
| 4   | t <sub>TMSS</sub> | СС | D | TMS setup time | 10  | —    | —   | ns   |  |
| 5   | t <sub>TMSH</sub> | CC | D | TMS hold time  | 5   | —    | _   | ns   |  |

MPC5646C Data Sheet, Rev.6



|     | NOTES:   |          |           |       |             |             |              |     |                    |        |        |
|-----|--|----------|-----------|-------|-------------|-------------|--------------|-----|--------------------|--------|--------|
|     | 1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE<br>PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE<br>MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.  |          |           |       |             |             |              |     |                    |        |        |
|     | <ul> <li>2. DIMENSION &amp; DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION.<br/>ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO<br/>EXCEED THE MAXIMUM &amp; DIMENSION BY MORE THEN 0.08MM.<br/>DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM<br/>BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07MM FOR 0.4MM AND 0.5MM<br/>PITCH PACKAGES.</li> </ul> |          |           |       |             |             |              |     |                    |        |        |
| DIM | MIN  | NOM      | MAX       | DIM   | MIN         | NOM         | MAX          | DIM | MIN                | NOM    | МАХ    |
| A   |  |          | 1.6       | L1    |             | 1 REF       |              |     |                    |        |        |
| A1  | 0.05   |          | 0.15      | R1    | 0.08        |             |              |     |                    |        |        |
| A2  | 1.35   | 1.4      | 1.45      | R2    | 0.08        |             | 0.2          |     |                    |        |        |
| b   | 0.17   | 0.22     | 0.27      | S     | C           | .2 REF      |              |     |                    |        |        |
| b1  | 0.17   | 0.2      | 0.23      | θ     | 0°          | 3.5°        | 7°           |     |                    |        |        |
| с   | 0.09   |          | 0.2       | θ1    | 0°          |             |              |     |                    |        |        |
| c1  | 0.09   |          | 0.16      | θ2    | 11 <b>°</b> | 12 <b>°</b> | 13°          |     |                    |        |        |
| D   | 26 BSC   |          |           | θ3    | 11 <b>°</b> | 12 <b>°</b> | 13°          |     |                    |        |        |
| D1  | D1 24 BSC  |          |           |       |             |             |              |     |                    |        |        |
| е   | e 0.5 BSC  |          |           |       |             |             |              |     |                    |        |        |
| E   | 26 BSC   |          |           |       |             |             |              |     |                    |        |        |
| E1  |  | 24 BSC   | <u>}</u>  |       |             | D           | DIMENSION AN |     |                    |        |        |
| L   | 0.45   | 0.6      | 0.75      |       |             |             |              |     | REFERENCE DOCUMENT |        |        |
|     | <u> </u>   |          | 10FP 176  |       | MM          |             | ASME 114.    | MC  | 64-                | 06-280 | J-1392 |
|     | 24   | 4X24X1.4 | + PKG 0.5 |       | I POD       |             |              |     |                    |        |        |
|     |  |          |           | SHEET |             | 3           |              |     |                    |        |        |

Figure 39. 176 LQFP mechanical drawing (Part 3 of 3)

# 5.1.2 208 LQFP package mechanical drawing



| Table 52. | Revision | history ( | (continued) |
|-----------|----------|-----------|-------------|
|-----------|----------|-----------|-------------|

| Revision        | Date                 | Changes  |  |  |
|-----------------|----------------------|--|--|--|
| <b>Revision</b> | Date<br>21 June 2012 | <ul> <li>Changes</li> <li>Updated the pins 23 and 24 of Figure 2.176-pin LQFP configuration</li> <li>Updated unit of measure in Table 43 Conversion characteristics (12-bit ADC_1)</li> <li>Modified the value to typical value in Table 48 On-chip peripherals current consumption</li> <li>Added footnote to t<sub>ESRT</sub> parameter in Table 25 Code flash memory—Program and erase specifications</li> <li>Added footnote to t<sub>ESRT</sub> parameter in Table 26 Data flash memory—Program and erase specifications</li> <li>Updated Table 28 Flash memory read access timing.</li> <li>Updated Table 28 Flash memory read access timing.</li> <li>Updated Notes 2 and Notes 3 of Table 9 Recommended operating conditions (3.3 V) and Table 10 Recommended operating conditions (5.0 V) respectively.</li> <li>Updated the footnote1 of Table 9 Recommended operating conditions (3.3 V) and Table 10 Recommended operating conditions (5.0 V)</li> <li>Updated V<sub>DD_HV_A</sub> to V<sub>DD_BV</sub> for C<sub>DEC2</sub> and I<sub>DD_HV_A</sub> in Table 22 Voltage regulator electrical characteristics and deleted footnote3</li> <li>Updated the values of f<sub>SIRC</sub>, parameters and conditions of Δ<sub>SIRCVAR</sub> in Table 40 Slow internal RC oscillator (128 kHz) electrical characteristics</li> <li>Updated the value of t<sub>ADC0_PU</sub> in Table 42, ADC conversion characteristics (10-bit ADC 0)</li> </ul> |  |  |
|                 |                      | <ul> <li>Updated second footnote in Table 10, Recommended operating conditions (5.0 V)</li> <li>Updated the value of t<sub>ADC0_PU</sub> in Table 42, ADC conversion characteristics (10-bit ADC_0)</li> <li>Updated the IDD values in Table 24, Low voltage power domain electrical characteristics</li> <li>Added footnote to Table 24, Low voltage power domain electrical characteristics related to current drawn from V<sub>DD_HV_A</sub> and V<sub>DD_HV_B</sub></li> <li>Updated entire Section 4.17.1.1, "Input impedance and ADC accuracy"- Updated the values of VLPREG in Table 22, Voltage regulator electrical characteristics.</li> </ul>   |  |  |
|                 |                      | <ul> <li>Updated the values of V<sub>LPREG</sub> in Table 22, Voltage regulator electrical characteristics.</li> <li>Added T<sub>A</sub> = 25 °C, min and max values of V<sub>MREG</sub> in Table 22, Voltage regulator electrical characteristics</li> <li>Added T<sub>A</sub> = 25 °C, min and max values of V<sub>LPREG</sub> in Table 22, Voltage regulator electrical characteristics</li> <li>Updated the min, max and typical values of V<sub>LVDLVCORL</sub> and V<sub>LVDLVBKPL</sub> in Table 23, Low voltage monitor electrical characteristics</li> <li>Updated values of gmFXOSC in Table 35, Fast external crystal oscillator (4 to 40 MHz) electrical characteristicsUpdated values of gmSXOSC in Table 37, Slow external crystal oscillator (32 kHz) electrical characteristics</li> <li>Updated the footnote 5 for T<sub>ADC0_C</sub> in Table 42, ADC conversion characteristics (10-bit ADC_0)</li> <li>Updated the footnotes of Table 24, Low voltage power domain electrical characteristics</li> </ul>   |  |  |
| 5.1             | 15 Aug 2012          | Removed Footer: Preliminary tag  |  |  |