E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BGA
Supplier Device Package	416-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777cak3mme3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

1.1 Features summary

On-chip modules available within the family include the following features:

- Three dual issue, 32-bit CPU core complexes (e200z7), two of which run in lockstep
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
 - On the two computational cores: Signal processing extension (SPE1.1) instruction support for digital signal processing (DSP)
 - Single-precision floating point operations
 - On the two computational cores: 16 KB I-Cache and 16 KB D-Cache
 - Hardware cache coherency between cores
- 16 hardware semaphores
- 3-channel CRC module
- 8 MB on-chip flash memory
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 512 KB on-chip general-purpose SRAM including 64 KB standby RAM
- Two multichannel direct memory access controllers (eDMA)
 - 64 channels per eDMA
- Dual core Interrupt Controller (INTC)
- Dual phase-locked loops (PLLs) with stable clock domain for peripherals and frequency modulation (FM) domain for computational shell
- Crossbar Switch architecture for concurrent access to peripherals, flash memory, or RAM from multiple bus masters with End-To-End ECC
- External Bus Interface (EBI) for calibration and application use
- System Integration Unit (SIU)
- Error Injection Module (EIM) and Error Reporting Module (ERM)
- Four protected port output (PPO) pins
- Boot Assist Module (BAM) supports serial bootload via CAN or SCI
- Three second-generation Enhanced Time Processor Units (eTPUs)
 - 32 channels per eTPU
 - Total of 36 KB code RAM
 - Total of 9 KB parameter RAM

Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
 - Two separate analog converters per eQADC module
 - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
 - Interface to twelve hardware Decimation Filters
 - Enhanced "Tap" command to route any conversion to two separate Decimation Filters
- Four independent 16-bit Sigma-Delta ADCs (SDADCs)
- 10-channel Reaction Module
- Ethernet (FEC)
- Two PSI5 modules
- Two SENT Receiver (SRX) modules supporting 12 channels
- Zipwire: SIPI and LFAST modules
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
 - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
 - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability





Figure 4. I/O input DC electrical characteristics definition

Symbol	Barameter Conditions			Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
V _{IHCMOS_H}	Input high level CMOS (with	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.65 * V _{DDEx}	_	V _{DDEx} + 0.3	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{IHCMOS}	Input high level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.55 * V _{DDEx}	_	V _{DDEx} + 0.3	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{ILCMOS_H}	Input low level CMOS (with	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	-0.3	_	0.35 * V _{DDEx}	V
hysteresis)		4.5 V < V _{DDEx} < 5.5 V				
VILCMOS	Input low level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	-0.3	_	0.4 * V _{DDEx}	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{HYSCMOS}	Input hysteresis CMOS	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.1 * V _{DDEx}		—	V
		4.5 V < V _{DDEx} < 5.5 V				
		Input Characteristics ¹				
I _{LKG}	Digital input leakage	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	—		2.5	μA
I _{LKG_FAST}	Digital input leakage for EBI address/control signal pads	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	—	—	2.5	μA
I _{LKGA}	Analog pin input leakage (5 V range)	$V_{SSA_SD} < V_{IN} < V_{DDA_SD}, \\ V_{SSA_EQ} < V_{IN} < V_{DDA_EQA/B}$	—	_	220	nA
C _{IN}	Digital input capacitance	GPIO and EBI input pins	_		7	pF

Table 6. I/O input DC electrical characteris	stics
--	-------

1. For LFAST, microsecond bus, and LVDS input characteristics, see dedicated communication module sections.

Table 7 provides current specifications for weak pullup and pulldown.

Table 9. GPIO and EBI data pad output buffer electrical characteristics (SR pads)¹ (continued)

Symbol	Symbol Parameter Conditions ²				Value ³		Unit
Symbol Parameter Conditions				Min	Тур	Max	
t _{R_F}	GPIO pad output	PCR[SRC] = 11b	C _L = 25 pF	—	_	1.2	ns
	transition time (rise/fall)	4.5 V < V _{DDEx} < 5.5 V	C _L = 50 pF	—	_	2.5	
			C _L = 200 pF	—	_	8	
		PCR[SRC] = 11b	C _L = 25 pF	_		1.7	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 50 pF			3.25	
			C _L = 200 pF	—	_	12	
		PCR[SRC] = 10b	C _L = 50 pF	—	—	5	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	—	_	18]
		PCR[SRC] = 10b	C _L = 50 pF	—	_	7	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	25	
		PCR[SRC] = 01b	C _L = 50 pF	_		13	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_		24	
		PCR[SRC] = 01b	C _L = 50 pF	_		25	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	30	
		PCR[SRC] = 00b	C _L = 50 pF	_		24	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_	_	50	
		PCR[SRC] = 00b	C _L = 50 pF	_	_	40	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	51	
t _{PD}	GPIO pad output	PCR[SRC] = 11b	C _L = 50 pF	_		6	ns
	propagation delay time	4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_		13	
		PCR[SRC] = 11b	C _L = 50 pF	_	_	8.25	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_		19.5	
		PCR[SRC] = 10b	C _L = 50 pF	_	_	9	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	—		22	
		PCR[SRC] = 10b	C _L = 50 pF	_		12.5	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	35	
		PCR[SRC] = 01b	C _L = 50 pF	_		27	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	—	—	40	
		PCR[SRC] = 01b	C _L = 50 pF	_		45	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_		65	
		PCR[SRC] = 00b	C _L = 50 pF	_	_	40	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_		65	
		PCR[SRC] = 00b	C _L = 50 pF	_		75	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	100	
It _{SKEW_W} I	Difference between rise and fall time	-	1			25	%

1. All GPIO pad output specifications are valid for 3.0 V < V_{DDEx} < 5.5 V, except where explicitly stated.

MPC5777C Microcontroller Data Sheet Data Sheet, Rev. 11, 04/2017.



Figure 6. PLL integration

3.7.1 PLL electrical specifications

Table 12. PLL0 electrical characteristics

Symbol	Doromotor	Conditions		Unit		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLOIN}	PLL0 input clock ^{1, 2}	—	8	—	44	MHz
Δ _{PLL0IN}	PLL0 input clock duty cycle ²	—	40	_	60	%
f _{PLL0VCO}	PLL0 VCO frequency	—	600	_	1250	MHz
f _{PLL0PHI}	PLL0 output frequency	—	4.762		200	MHz
t _{PLL0LOCK}	PLL0 lock time	—		_	110	μs
Δ _{PLL0PHISPJ}	PLL0_PHI single period jitter	f _{PLL0PHI} = 200 MHz, 6-sigma			200	ps
	f _{PLL0IN} = 20 MHz (resonator)					
Δ _{PLL0PHI1SPJ}	PLL0_PHI1 single period jitter	f _{PLL0PHI1} = 40 MHz, 6-sigma	_	_	300 ³	ps
	f _{PLL0IN} = 20 MHz (resonator)					
Δ _{PLL0LTJ}	PLL0 output long term jitter ³	10 periods accumulated jitter (80 MHz	_	_	±250	ps
	f _{PLL0IN} = 20 MHz (resonator),	equivalent frequency), 6-sigma pk-pk				
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	±300	ps
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I _{PLL0}	PLL0 consumption	FINE LOCK state	—	—	7.5	mA

 f_{PLLOIN} frequency must be scaled down using PLLDIG_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8 MHz to 20 MHz.

2. PLLOIN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.

3. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

load_cap_sel[4:0] from DCF record	Load capacitance ^{1, 2} (pF)
01110	14.9
01111	15.8

Table 15. Selectable load capacitance (continued)

- 1. Values are determined from simulation across process corners and voltage and temperature variation. Capacitance values vary ±12% across process, 0.25% across voltage, and no variation across temperature.
- 2. Values in this table do not include the die and package capacitances given by C_{S_XTAL}/C_{S_EXTAL} in Table 14.



Figure 7. Test circuit

Table 16. Internal RC (IRC) oscillator electrical specifications

Symbol	Parameter	Conditions		Unit		
Symbol	Falanetei	Conditions	Min	Тур	Max	Onn
f _{Target}	IRC target frequency	—	—	16	—	MHz
δf _{var_T}	IRC frequency variation	T < 150 °C	-8	—	8	%

3.8 Analog-to-Digital Converter (ADC) electrical specifications

Symbol	Paramotor	Conditions		Unit		
Symbol	Farameter			Тур	Max	Unit
THD _{SE150}	Total harmonic	Gain = 1	68			dBFS
	distortion in single- ended mode, 150	4.5 V < V _{DDA_SD} < 5.5 V				
	Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	68			
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	66	_		
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 8	68	_		
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 16	68	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
SFDR	Spurious free dynamic	Any GAIN	60			dB
	range					
Z _{DIFF}	Differential input	GAIN = 1	1000	1250	1500	kΩ
	impedance ", "	GAIN = 2	600	800	1000	
		GAIN = 4	300	400	500	
		GAIN = 8	200	250	300	
		GAIN = 16	200	250	300	
Z _{CM}	Common Mode input	GAIN = 1	1400	1800	2200	kΩ
	Impedance ^{11,12}	GAIN = 2	1000	1300	1600	
		GAIN = 4	700	950	1150	
		GAIN = 8	500	650	800	
		GAIN = 16	500	650	800	
R _{BIAS}	Bare bias resistance		110	144	180	kΩ
ΔV _{INTCM}	Common Mode input reference voltage ¹³	_	-12	—	+12	%
V _{BIAS}	Bias voltage	—	—	V _{RH_SD} /2	_	V
δV _{BIAS}	Bias voltage accuracy		-2.5	_	+2.5	%
CMRR	Common mode rejection ratio	_	20	_	—	dB
R _{Caaf}	Anti-aliasing filter	External series resistance	—	—	20	kΩ
		Filter capacitances	220		—	pF
f _{PASSBAND}	Pass band ⁹	—	0.01		0.333 * f _{ADCD_S}	kHz
δ _{RIPPLE}	Pass band ripple ¹⁴	0.333 * f _{ADCD_S}	-1		1	%

Table 18. SDADC electrical specifications (continued)

Table continues on the next page ...

The following table shows the recommended components to be used in LDO regulation mode.

Part name	Part type	Nominal	Description				
Q1	NPN BJT	h _{FE} = 400	NJD2873: ON Semiconductor LDO voltage regulator controller (VRC)				
CI	Capacitor	4.7 µF - 20 V	Ceramic capacitor, total ESR < 70 m Ω				
CE	Capacitor	0.047–0.049 µF - 7 V	Ceramic—one capacitor for each V _{DD} pin				
CV	Capacitor	22 µF - 20 V	Ceramic V _{DDPMC} (optional 0.1 µF)				
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m Ω (as close as possible to NPN collector)				
СВ	Capacitor	0.1 µF - 7 V	Ceramic V _{DDPWR}				
R	Resistor	Application specific	Optional; reduces thermal loading on the NPN with high V_{DDPMC} levels				

Table 25. Recommended operating characteristics

The following diagram shows the LDO configuration connection.



Figure 12. VRC 1.2 V LDO configuration

3.11.1.2 SMPS mode recommended external components and characteristics

The following table shows the recommended components to be used in SMPS regulation mode.

Table 29. Voltage monitor electrical characteristics^{1, 2} (continued)

			Co	nfigura	tion		Value		
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR_HV	HV V _{DDPMC} supply power	Rising voltage (powerup)	N/A	No	Enab.	2444	2600	2756	mV
	on reset threshold	Falling voltage (power down)				2424	2580	2736	
LVD_HV	HV internal V _{DDPMC} supply	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	low voltage monitoring	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2946	3010	3066	
		Falling voltage (trimmed)				2934	2998	3044	
HVD_HV	HV internal V _{DDPMC} supply	Rising voltage	4bit	Yes	Disab.	5696	5860	5968	mV
	high voltage monitoring	Falling voltage				5666	5830	5938	
LVD_FLASH	FLASH supply low voltage	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	monitoring	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2956	3010	3053	
		Falling voltage (trimmed)				2944	2998	3041	
HVD_FLASH	FLASH supply high	Rising voltage	4bit	Yes	Disab.	3456	3530	3584	mV
	voltage monitoring ^o	Falling voltage				3426	3500	3554	
LVD_IO	Main I/O V _{DDEH1} supply	Rising voltage (untrimmed)	4bit	No	Enab.	3250	3350	3488	mV
	low voltage monitoring	Falling voltage (untrimmed)				3220	3320	3458	
		Rising voltage (trimmed)				3347	3420	3468	
		Falling voltage (trimmed)				3317	3390	3438	
t _{VDASSERT}	Voltage detector threshold crossing assertion	—	_	—	-	0.1	—	2.0	μs
t _{VDRELEASE}	Voltage detector threshold crossing de-assertion	_			_	5		20	μs

- 1. LVD is released after t_{VDRELEASE} temporization when upper threshold is crossed; LVD is asserted t_{VDASSERT} after detection when lower threshold is crossed.
- 2. HVD is released after t_{VDRELEASE} temporization when lower threshold is crossed; HVD is asserted t_{VDASSERT} after detection when upper threshold is crossed.
- 3. POR098_c threshold is an untrimmed value, before the completion of the power-up sequence. All other LVD/HVD thresholds are provided after trimming.
- 4. LV internal supply levels are measured on device internal supply grid after internal voltage drop.
- 5. LV external supply levels are measured on the die side of the package bond wire after package voltage drop.
- 6. V_{DDFLA} range is guaranteed when internal flash memory regulator is used.

3.11.4 Power sequencing requirements

Requirements for power sequencing include the following.

Table 34.	Flash mem	ory read	wait-state	and a	ddress-p	ipeline	control	combina	tions
	(continued)								

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
100 MHz < f _{PLATF} ≤ 133 MHz	3	1	6	1

3.13 AC timing

3.13.1 Generic timing diagrams

The generic timing diagrams in Figure 16 and Figure 17 apply to all I/O pins with pad types SR and FC. See the associated MPC5777C Microsoft Excel® file in the Reference Manual for the pad type for each pin.



Figure 16. Generic output delay/hold timing



Figure 17. Generic input setup/hold timing

3.13.2 Reset and configuration pin timing

Table 35. Reset and configuration pin timing¹

Spec	Characteristic	Symbol	Min	Мах	Unit
1	RESET Pulse Width	t _{RPW}	10	—	t _{cyc} ²
2	RESET Glitch Detect Pulse Width	t _{GPW}	2	—	t _{cyc} ²
3	PLLCFG, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	t _{RCSU}	10	—	t _{cyc} ²
4	PLLCFG, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	t _{RCH}	0		t _{cyc} ²

1. Reset timing specified at: V_{DDEH} = 3.0 V to 5.25 V, V_{DD} = 1.08 V to 1.32 V, TA = TL to TH.

2. For further information on t_{cyc} , see Table 3.

Electrical characteristics



Figure 18. Reset and configuration pin timing

3.13.3 IEEE 1149.1 interface timing Table 36. JTAG pin AC electrical characteristics¹

"	Symbol	Characteristic		Value		
#	Symbol	Characteristic	Min	Max	Unit	
1	t _{JCYC}	TCK cycle time	100	—	ns	
2	t _{JDC}	TCK clock pulse width	40	60	%	
3	t _{TCKRISE}	TCK rise and fall times (40%–70%)		3	ns	
4	t _{TMSS} , t _{TDIS}	TMS, TDI data setup time	5	_	ns	
5	t _{TMSH} , t _{TDIH}	TMS, TDI data hold time	5	_	ns	
6	t _{TDOV}	TCK low to TDO data valid		16 ²	ns	
7	t _{TDOI}	TCK low to TDO data invalid	0	_	ns	
8	t _{TDOHZ}	TCK low to TDO high impedance	_	15	ns	
9	t _{JCMPPW}	JCOMP assertion time	100	—	ns	
10	t _{JCMPS}	JCOMP setup time to TCK low	40	_	ns	
11	t _{BSDV}	TCK falling edge to output valid		600 ³	ns	
12	t _{BSDVZ}	TCK falling edge to output valid out of high impedance	—	600	ns	
13	t _{BSDHZ}	TCK falling edge to output high impedance	—	600	ns	
14	t _{BSDST}	Boundary scan input valid to TCK rising edge	15		ns	
15	t _{BSDHT}	TCK rising edge to boundary scan input invalid	15		ns	

1. These specifications apply to JTAG boundary scan only. See Table 37 for functional specifications.

- 2. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 3. Applies to all pins, limited by pad slew rate. Refer to I/O delay and transition specification and add 20 ns for JTAG delay.

MPC5777C Microcontroller Data Sheet Data Sheet, Rev. 11, 04/2017.

Table 37. Nexus debug port timing¹ (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
8	Absolute minimum TCK cycle time ⁴ (TDO sampled on posedge of TCK)	t _{TCYC}	40 ⁵	_	ns
	Absolute minimum TCK cycle time ⁴ (TDO sampled on negedge of TCK)		20 ⁵	_	
9	TCK Duty Cycle	t _{TDC}	40	60	%
10	TDI, TMS Data Setup Time ⁶	t _{NTDIS} , t _{NTMSS}	8	—	ns
11	TDI, TMS Data Hold Time ⁶	T _{NTDIH} , t _{NTMSH}	5	—	ns
12	TCK Low to TDO Data Valid ⁶	t _{NTDOV}	0	18	ns
13	RDY Valid to MCKO ⁷	—	—	—	
14	TDO hold time after TCLK low ⁶	t _{NTDOH}	1	_	ns

1. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.

- 2. MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the absolute minimum TCK period specification.
- 4. This value is TDO propagation time plus 2 ns setup time to sampling edge.
- 5. This may require a maximum clock speed that is less than the maximum functional capability of the design depending on the actual system frequency being used.
- 6. Applies to TMS pin timing for the bit frame when using the 1149.7 advanced protocol.
- 7. The RDY pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.



Figure 23. Nexus timings

 Table 38. Bus operation timing¹ (continued)

Sman	Characteristic	Symbol	66 MHz (Ext.	MHz (Ext. bus freq.) ^{2, 3}		Notoo
Spec	Characteristic	Symbol	Min	Max	Unit	NOTES
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time)	t _{COH}	1.0/1.5		ns	Hold time selectable via SIU_ECCR[EBTS] bit:
	D ADD[9:30]					EBIS = 0: 1.0 ns
	D BDIP					EBIS = 1: 1.5 ns
	D CS[0:3]					
	D DAT[0:15]					
	D OE					
	D RD WR					
	D TA					
	D TS					
	D WE[0:3]/D BE[0:3]					
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay)	t _{COV}	_	8.5/9.0	ns	Output valid time selectable via SIU_ECCR[EBTS] bit:
	D_ADD[9:30]					EBTS = 0: 8.5 ns
	D_BDIP					EBTS = 1: 9.0 ns
	D_CS[0:3]					
	D_DAT[0:15]			11.5		_
	D_OE			8.5/9.0		Output valid time selectable via
	D_RD_WR					SIU_ECCR[EBTS] bit:
	D_TA					EBTS = 0: 8.5 ns
	D_TS					EBTS = 1: 9.0 ns
	D_WE[0:3]/D_BE[0:3]					
7	Input Signal Valid to D_CLKOUT Posedge (Setup Time)	t _{CIS}	7.5		ns	_
	D_ADD[9:30]					
	D_DAT[0:15]					
	D_RD_WR					
	D_TA					
	D_TS					
8	D_CLKOUT Posedge to Input Signal Invalid (Hold Time)	t _{СІН}	1.0		ns	—
	D_ADD[9:30]					
	D_DAT[0:15]					
	D_RD_WR					
	D_TA					
	D_TS					
9	D_ALE Pulse Width	t _{APW}	6.5	_	ns	The timing is for Asynchronous external memory system.

Table continues on the next page...

3.13.6 External interrupt timing (IRQ/NMI pin) Table 39. External Interrupt timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	IRQ/NMI Pulse Width Low	t _{IPWL}	3	—	t _{cyc} ²
2	IRQ/NMI Pulse Width High	t _{IPWH}	3	—	t _{cyc} ²
3	IRQ/NMI Edge to Edge Time ³	t _{ICYC}	6	—	t _{cyc} ²

- 1. IRQ/NMI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, T_A = T_L to T_H .
- 2. For further information on t_{cyc} , see Table 3.
- 3. Applies when IRQ/NMI pins are configured for rising edge or falling edge events, but not both.



Figure 29. External interrupt timing

3.13.7 eTPU timing Table 40. eTPU timing¹

Spec	Characteristic	Symbol	Min	Мах	Unit
1	eTPU Input Channel Pulse Width	t _{ICPW}	4	—	t _{CYC_ETPU} ²
2	eTPU Output Channel Pulse Width	t _{OCPW}	1 ³	—	t _{CYC_ETPU} ²

1. eTPU timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, T_A = T_L to T_H , and C_L = 200 pF with SRC = 0b00.

2. For further information on tCYC ETPU, see Table 3.

3. This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 38. DSPI LVDS master mode – modified timing, CPHA = 0



Figure 39. DSPI LVDS master mode – modified timing, CPHA = 1

3.13.9.1.4 DSPI Master Mode – Output Only

Table 46. DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock^{1, 2}

щ	Symbol	Characteristic	Condit	ion ³	Va	lue ⁴	Unit	
#	Symbol	Characteristic	Pad drive ⁵	Load (C _L)	Min	Max	Onit	
1	t _{SCK}	SCK cycle time	LVDS	15 pF to 50 pF differential	25		ns	
2	t _{CSV}	t _{CSV} PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF	_	8	ns	
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	50 pF	_	12	ns	
3	t _{CSH}	PCS hold after SCK ⁶	PCR[SRC]=11b	0 pF	-4.0	_	ns	
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	0 pF	-4.0	_	ns	
4	t _{SDC}	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns	
			SOUT data valid time	(after SCK edge)				
5	t _{SUO}	SOUT data valid time from SCK ⁷	LVDS	15 pF to 50 pF differential		6	ns	
	SOUT data hold time (after SCK edge)							
6	t _{HO}	SOUT data hold time after SCK ⁷	LVDS	15 pF to 50 pF differential	-7.0		ns	

- 1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
- 2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
- 3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Table 47. DSPI CMOS master timing – output only – timed serial bus modeTSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock $^{1, 2}$

#	Symbol	I Characteristic	Condition ³		Va	Unit	
"	Symbol		Pad drive ⁵	Load (C _L)	Min	Max	
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	—	ns
			PCR[SRC]=10b	50 pF	80.0	_	ns
			PCR[SRC]=01b	50 pF	200.0	—	ns
2	t _{CSV}	PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF	7	_	ns
			PCR[SRC]=10b	50 pF	8	_	ns
			PCR[SRC]=01b	50 pF	18		ns
			PCS: PCR[SRC]=01b	50 pF	45	—	ns
			SCK: PCR[SRC]=10b				

Table continues on the next page ...

MPC5777C Microcontroller Data Sheet Data Sheet, Rev. 11, 04/2017.



Figure 40. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1

3.13.10 FEC timing

3.13.10.1 MII receive signal timing (RXD[3:0], RX_DV, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Symbol	Characteristic	Va	lue	Unit	
Symbol		Min	Мах		
M1	RXD[3:0], RX_DV to RX_CLK setup	5	—	ns	
M2	RX_CLK to RXD[3:0], RX_DV hold	5	—	ns	
M3	RX_CLK pulse width high	35%	65%	RX_CLK period	
M4	RX_CLK pulse width low	35%	65%	RX_CLK period	

Table 48. MII receive signal timing¹

1. All timing specifications valid to the pad input levels defined in I/O pad current specifications.



Figure 41. MII receive signal timing diagram

3.13.10.2 MII transmit signal timing (TXD[3:0], TX_EN, and TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This options allows the use of noncompliant MII PHYs.

Refer to the *MPC5777C Microcontroller Reference Manual's* Fast Ethernet Controller (FEC) chapter for details of this option and how to enable it.

Symbol	Characteristic	Va	lue ²	linit	
Symbol		Min	Max	Onit	
M5	TX_CLK to TXD[3:0], TX_EN invalid	4.5	_	ns	
M6	TX_CLK to TXD[3:0], TX_EN valid		25	ns	
M7	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	TX_CLK pulse width low	35%	65%	TX_CLK period	

 Table 49. MII transmit signal timing¹

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for $C_L = 25 \text{ pF}$, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm^2

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + \left(R_{\theta JB} * P_D \right)$$

where:

 T_B = board temperature for the package perimeter (°C)

 $R_{\Theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

MPC5777C Microcontroller Data Sheet Data Sheet, Rev. 11, 04/2017.