



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BGA
Supplier Device Package	516-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777cak3mmo3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Block diagram

The following figure shows a top-level block diagram of the MPC5777C. The purpose of the block diagram is to show the general interconnection of functional modules through the crossbar switch.



Figure 1. MPC5777C block diagram

2 Pinouts

2.1 416-ball MAPBGA pin assignments

Figure 2 shows the 416-ball MAPBGA pin assignments.

3.4 Operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted.

If the device operating conditions are exceeded, the functionality of the device is not guaranteed.

Symphol	Parameter	Conditions		Unit				
Symbol	Farameter	Conditions	Min	Тур	Max			
		Frequency				-		
f _{SYS}	Device operating frequency ¹	_	_	—	264 ²	MHz		
f _{PLATF}	Platform operating frequency	_	_	_	132	MHz		
f _{ETPU}	eTPU operating frequency	_	_	_	200	MHz		
f _{EBI}	EBI operating frequency	—	_	_	66	MHz		
f _{PER}	Peripheral block operating frequency	—	—		132	MHz		
f _{FM_PER}	Frequency-modulated peripheral block operating frequency	—	_		132	MHz		
t _{CYC}	Platform clock period	—	_	_	1/f _{PLATF}	ns		
t _{CYC_ETPU}	eTPU clock period	_	_	—	1/f _{ETPU}	ns		
t _{CYC_PER}	Peripheral clock period	—	_	_	1/f _{PER}	ns		
	Temperature							
TJ	Junction operating temperature range	Packaged devices	-40.0	_	150.0	°C		
T _A (T _L to T _H)	Ambient operating temperature range	Packaged devices	-40.0	_	125.0 ³	°C		
		Voltage	1	1	1	1		
V _{DD}	External core supply voltage ^{4, 5}	LVD/HVD enabled	1.2	_	1.32	V		
		LVD/HVD disabled ^{6, 7, 8, 9}	1.2	_	1.38			
V _{DDA_MISC}	TRNG and IRC supply voltage	—	3.5	_	5.5	V		
V _{DDEx}	I/O supply voltage (fast I/O pads)	5 V range	4.5	—	5.5	V		
		3.3 V range	3.0	_	3.6			
V _{DDEHx} 9	I/O supply voltage (medium I/O	5 V range	4.5	_	5.5	V		
	pads)	3.3 V range	3.0	_	3.6			
V _{DDEH1}	eTPU_A, eSCI_A, eSCI_B, and configuration I/O supply voltage (medium I/O pads)	5 V range	4.5	_	5.5	V		
V _{DDPMC} ¹⁰	Power Management Controller (PMC) supply voltage	Full functionality	3.15	_	5.5	V		
V _{DDPWR}	SMPS driver supply voltage	Reference to V _{SSPWR}	3.0	_	5.5	V		
V _{DDFLA}	Flash core voltage	—	3.15	_	3.6	V		
V _{STBY}	RAM standby supply voltage	_	0.95 ¹¹	—	5.5	V		

Table 3. Device operating conditions

Table continues on the next page ...



Figure 6. PLL integration

3.7.1 PLL electrical specifications

Table 12. PLL0 electrical characteristics

Symbol	Parameter	Conditions	Value			Unit
Symbol	Parameter	ValueConditionsMinTypMax $ 8$ $ 44$ $2le^2$ $ 40$ $ 60$ $ 600$ $ 1250$ $ 600$ $ 1250$ $ 4.762$ $ 200$ $ 110$ itter $f_{PLL0PHI} = 200$ MHz, 6-sigma $ 200$ tor) $f_{PLL0PHI} = 40$ MHz, 6-sigma $ 300^3$ tor) 10 periods accumulated jitter (80 MHz $ \pm 250$ tor), 16 periods accumulated jitter (50 MHz $ \pm 300$ equivalent frequency), 6-sigma pk-pk $ \pm 300$ ± 300 long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk $ \pm 500$ FINE LOCK state $ -$	Мах	Unit		
f _{PLLOIN}	PLL0 input clock ^{1, 2}	—	8	—	44	MHz
Δ _{PLL0IN}	PLL0 input clock duty cycle ²	—	40	_	60	%
f _{PLL0VCO}	PLL0 VCO frequency	—	600	_	1250	MHz
f _{PLL0PHI}	PLL0 output frequency	—	4.762		200	MHz
t _{PLL0LOCK}	PLL0 lock time	—		_	110	μs
Δ _{PLL0PHISPJ}	PLL0_PHI single period jitter	f _{PLL0PHI} = 200 MHz, 6-sigma			200	ps
	f _{PLL0IN} = 20 MHz (resonator)					
Δ _{PLL0PHI1SPJ}	PLL0_PHI1 single period jitter	f _{PLL0PHI1} = 40 MHz, 6-sigma	_	_	300 ³	ps
	f _{PLL0IN} = 20 MHz (resonator)					
Δ _{PLL0LTJ}	PLL0 output long term jitter ³	10 periods accumulated jitter (80 MHz	_	_	±250	ps
	f _{PLL0IN} = 20 MHz (resonator),	equivalent frequency), 6-sigma pk-pk				
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	±300	ps
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I _{PLL0}	PLL0 consumption	FINE LOCK state	—	—	7.5	mA

 f_{PLLOIN} frequency must be scaled down using PLLDIG_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8 MHz to 20 MHz.

2. PLLOIN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.

3. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	
SINAD _{DIFF333}	Signal to noise and	Gain = 1	66	—	—	dBFS
	distortion ratio in differential mode, 333	4.5 V < V _{DDA_SD} < 5.5 V				
	Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	66	—	—	
		$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}$				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 4	63		—	
		$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}$				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 8	62	—	—	
		$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	59	—		
		$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}$				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
SINAD _{SE150}	Signal to noise and	Gain = 1	66	—	—	dBFS
	distortion ratio in single-ended mode.	$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}$				
	150 Ksps output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	66		—	
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	63	—	—	
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}$				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	62		—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	54	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				

Table 18. SDADC electrical specifications (continued)

Table continues on the next page ...



Figure 11. LVDS pad external load diagram

3.10.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

 Table 23. LFAST PLL electrical characteristics¹

Symbol	Paramotor	Conditions		Unit		
Symbol	Faiametei	Conditions	Min	Nominal	Max	
f _{RF_REF}	PLL reference clock frequency	—	10	—	26	MHz
ERR _{REF}	PLL reference clock frequency error	—	-1	—	1	%
DC _{REF}	PLL reference clock duty cycle	—	45	—	55	%
PN	Integrated phase noise (single side band)	f _{RF_REF} = 20 MHz	_	—	-58	dBc
		f _{RF_REF} = 10 MHz	—	—	-64	
f _{VCO}	PLL VCO frequency	—	—	480 ²	—	MHz
t _{LOCK}	PLL phase lock ³	—	—	—	40	μs

Table continues on the next page ...

The SMPS regulator characteristics appear in the following table.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min	Тур	Max	
SMPS _{CLOCK}	SMPS oscillator frequency	Trimmed	825	1000	1220	kHz
SMPS _{SLOPE}	SMPS soft-start ramp slope	_	0.01	0.025	0.05	V/µs
SMPS _{EFF}	SMPS typical efficiency	_	_	70	—	%

Table 27. SMPS electrical characteristics

3.11.2 Power management integration

To ensure correct functionality of the device, use the following recommended integration scheme for LDO mode.



Figure 14. Recommended supply pin circuits



Figure 15. Voltage monitor threshold definition

Table 29.	Voltage monitor	electrical	characteristics ^{1,}	2
-----------	-----------------	------------	-------------------------------	---

			Configuration			Value			
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR098_c ³	LV internal supply power	Rising voltage (powerup)	N/A	No	Enab.	960	1010	1060	mV
on reset	on reset	Falling voltage (power down)				940	990	1040	
LVD_core_hot LV internal ⁴ supply low	Rising voltage (untrimmed)	4bit	No	Enab.	1100	1140	1183	mV	
	voltage monitoring	Falling voltage (untrimmed)				1080	1120	1163	
		Rising voltage (trimmed)				1142	1165	1183	
		Falling voltage (trimmed)				1122	1145	1163	
LVD_core_cold	LV external ⁵ supply low	Rising voltage	4bit	Yes	Disab.	1165	1180	1198	mV
	voltage monitoring	Falling voltage				1136	1160	1178	
HVD_core	LV internal cold supply	Rising voltage	4bit	Yes	Disab.	1338	1365	1385	mV
	high voltage monitoring	Falling voltage				1318	1345	1365	

Table continues on the next page...

Table 29. Voltage monitor electrical characteristics^{1, 2} (continued)

			Configuration			Value			
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR_HV	HV V _{DDPMC} supply power	Rising voltage (powerup)	N/A	No	Enab.	2444	2600	2756	mV
	on reset threshold	Falling voltage (power down)				2424	2580	2736	
LVD_HV	HV internal V _{DDPMC} supply	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	low voltage monitoring	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2946	3010	3066	
		Falling voltage (trimmed)				2934	2998	3044	
HVD_HV	IV HV internal V _{DDPMC} supply high voltage monitoring	Rising voltage	4bit	Yes	Disab.	5696	5860	5968	mV
		Falling voltage				5666	5830	5938	
LVD_FLASH	FLASH supply low voltage	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	monitoring ⁶	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)	-			2956	3010	3053	
		Falling voltage (trimmed)				2944	2998	3041	
HVD_FLASH	FLASH supply high	Rising voltage	4bit	Yes	Disab.	3456	3530	3584	mV
	voltage monitoring ^o	Falling voltage				3426	3500	3554	
LVD_IO	Main I/O V _{DDEH1} supply	Rising voltage (untrimmed)	4bit	No	Enab.	3250	3350	3488	mV
	low voltage monitoring	Falling voltage (untrimmed)				3220	3320	3458	
		Rising voltage (trimmed)				3347	3420	3468	
		Falling voltage (trimmed)				3317	3390	3438	
t _{VDASSERT}	Voltage detector threshold crossing assertion	—	_	—	-	0.1	—	2.0	μs
t _{VDRELEASE}	Voltage detector threshold crossing de-assertion	_			_	5		20	μs

- 1. LVD is released after t_{VDRELEASE} temporization when upper threshold is crossed; LVD is asserted t_{VDASSERT} after detection when lower threshold is crossed.
- 2. HVD is released after t_{VDRELEASE} temporization when lower threshold is crossed; HVD is asserted t_{VDASSERT} after detection when upper threshold is crossed.
- 3. POR098_c threshold is an untrimmed value, before the completion of the power-up sequence. All other LVD/HVD thresholds are provided after trimming.
- 4. LV internal supply levels are measured on device internal supply grid after internal voltage drop.
- 5. LV external supply levels are measured on the die side of the package bond wire after package voltage drop.
- 6. V_{DDFLA} range is guaranteed when internal flash memory regulator is used.

3.11.4 Power sequencing requirements

Requirements for power sequencing include the following.

3.12.2 Flash memory Array Integrity and Margin Read specifications Table 31. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ¹	Units 2
t _{ai16kseq}	Array Integrity time for sequential sequence on 16 KB block.	-	_	512 x Tperiod x Nread	
t _{ai32kseq}	Array Integrity time for sequential sequence on 32 KB block.	-	_	1024 x Tperiod x Nread	_
t _{ai64kseq}	Array Integrity time for sequential sequence on 64 KB block.	-	_	2048 x Tperiod x Nread	_
tai256kseq	Array Integrity time for sequential sequence on 256 KB block.	-	_	8192 x Tperiod x Nread	_
t _{mr16kseq}	Margin Read time for sequential sequence on 16 KB block.	73.81	—	110.7	μs
t _{mr32kseq}	Margin Read time for sequential sequence on 32 KB block.	128.43		192.6	μs
t _{mr64kseq}	Margin Read time for sequential sequence on 64 KB block.	237.65		356.5	μs
t _{mr256kseq}	Margin Read time for sequential sequence on 256 KB block.	893.01		1,339.5	μs

- Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The
 equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and
 Nread (which is the number of clocks required for read, including pipeline contribution. Thus for a read setup that requires
 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read, and has the
 address pipeline set to 2, Nread would equal 4 (or 6 2).)
- 2. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

3.12.3 Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 16 KB, 32 KB and 64 KB blocks. ¹	—	250,000	—	P/E cycles
	Number of program/erase cycles per block for 256 KB blocks. ²	—	1,000	250,000	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	50	_	Years
		Blocks with 100,000 P/E cycles.	20	—	Years
		Blocks with 250,000 P/E cycles.	10		Years

 Table 32.
 Flash memory module life specifications

- 1. Program and erase supported across standard temperature specs.
- 2. Program and erase supported across standard temperature specs.

Symbol	Characteristic	Min	Typical	Max	Units
t _{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	_	_	5	ns
t _{dones}	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.		16 plus four system clock periods	20.8 plus four system clock periods	μs
t _{drcv}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	_	45 plus seven system clock periods	μs
t _{aistart}	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP		_	5	ns
t _{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.		_	80 plus fifteen system clock periods	ns
t _{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods	_	20.42 plus four system clock periods	μs

Table 33. Flash memory AC timing specifications (continued)

3.12.6 Flash memory read wait-state and address-pipeline control settings

The following table describes the recommended settings of the Flash Memory Controller's PFCR1[RWSC] and PFCR1[APC] fields at various flash memory operating frequencies, based on specified intrinsic flash memory access times of the C55FMC array at 150°C.

 Table 34.
 Flash memory read wait-state and address-pipeline control combinations

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
0 MHz < f _{PLATF} ≤ 33 MHz	0	0	3	1
$33 \text{ MHz} < f_{\text{PLATF}} \le 100 \text{ MHz}$	2	1	5	1

Table continues on the next page...

Table 34.	Flash mem	ory read	wait-state	and a	address-p	pipeline	control	combina	tions
	(continued)								

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
100 MHz < f _{PLATF} ≤ 133 MHz	3	1	6	1

3.13 AC timing

3.13.1 Generic timing diagrams

The generic timing diagrams in Figure 16 and Figure 17 apply to all I/O pins with pad types SR and FC. See the associated MPC5777C Microsoft Excel® file in the Reference Manual for the pad type for each pin.



Figure 16. Generic output delay/hold timing



Figure 19. JTAG test clock input timing



Figure 20. JTAG test access port timing

 Table 38. Bus operation timing¹ (continued)

	Spool Characteristic		Symbol	66 MHz (Ext. bus freq.) ^{2, 3}		Unit	Notos	
Spec		Characteristic	Symbol	Min	Мах	Unit	NOLES	
	10	D_ALE Negated to Address Invalid	t _{AAI}	2.0/1.0 ⁵	_	ns	The timing is for Asynchronous external memory system.	
							ALE is measured at 50% of VDDE.	

- 1. EBI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with SIU_PCR[DSC] = 10b for ADDR/CTRL and SIU_PCR[DSC] = 11b for CLKOUT/DATA.
- 2. Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM).
- 3. Depending on the internal bus speed, set the SIU_ECCR[EBDF] bits correctly not to exceed maximum external bus frequency. The maximum external bus frequency is 66 MHz.
- 4. Refer to D_CLKOUT pad timing in Table 10.
- ALE hold time spec is temperature dependant. 1.0 ns spec applies for temperature range -40 to 0°C. 2.0ns spec applies to temperatures > 0°C. This spec has no dependency on the SIU_ECCR[EBTS] bit.



Figure 25. D_CLKOUT timing



Figure 26. Synchronous output timing

SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 7. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 8. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 9. PCSx and PCSS using same pad configuration.
- 10. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 32. DSPI CMOS master mode – classic timing, CPHA = 0

Table 44. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1^1 (continued)

#	# Symbol Characteristic		Condition	2	Value ³		
"			Pad drive ⁴	Load (C _L)	Min	Max	
10	t _{HO}	SOUT data hold	PCR[SRC]=11b	25 pF	–9.0 + t _{SYS} ⁶	_	ns
		time after SCK CPHA = 0^{13}	PCR[SRC]=10b	50 pF	-10.0 + t _{SYS} ⁶		
			PCR[SRC]=01b	50 pF	–21.0 + t _{SYS} ⁶		
		SOUT data hold	PCR[SRC]=11b	25 pF	-9.0		ns
		time after SCK	PCR[SRC]=10b	50 pF	-10.0		
		CPHA = 1 ¹³	PCR[SRC]=01b	50 pF	-21.0		

- 1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- 2. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 8. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 9. PCSx and PCSS using same pad configuration.
- 10. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 11. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.
- 12. The 0 pF load condition given in the DSPI AC timing applies to theoretical worst-case hold timing. This guarantees worstcase operation, and additional margin can be achieved in the applications by applying a realistic load.
- 13. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 38. DSPI LVDS master mode – modified timing, CPHA = 0



Figure 39. DSPI LVDS master mode – modified timing, CPHA = 1



Figure 45. RMII receive signal timing diagram

3.13.10.6 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.

The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This options allows the use of non-compliant RMII PHYs.

Symbol	Characteristic	Va	lue ²	Unit	
Symbol		Min	Мах		
R5	REF_CLK to TXD[1:0], TX_EN invalid	2	—	ns	
R6	REF_CLK to TXD[1:0], TX_EN valid	—	16	ns	
R7	REF_CLK pulse width high	35%	65%	REF_CLK period	
R8	REF_CLK pulse width low	35%	65%	REF_CLK period	

 Table 53.
 RMII transmit signal timing¹

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

 Output parameters are valid for C_L = 25 pF, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value. $R_{\rm \theta JA} = R_{\rm \theta JC} + R_{\rm \theta CA}$

where:

 $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\Theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-toboard thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

$$T_J = T_T + \left(\Psi_{\rm JT} x P_D\right)$$

where:

 T_T = thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately

Document revision history

Part number	Package description	Speed (MHz) ²	Operating temperature ³		
	Fackage description	Speed (MHZ)	Min (T _L)	Max (T _H)	
SPC5777CCK3MME3	MPC5777C 416 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CK3MME3	MPC5777C 416 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CCK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				

 Table 56.
 Example orderable part numbers

1. All packaged devices are PPC5777C, rather than MPC5777C or SPC5777C, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete.

Not all configurations are available in the PPC parts.

- 2. For the operating mode frequency of various blocks on the device, see Table 3.
- 3. The lowest ambient operating temperature is referenced by T_L ; the highest ambient operating temperature is referenced by T_H .

6 Document revision history

The following table summarizes revisions to this document since the previous release.

Table 57. Revision history

Revision	Date	Description of changes
11	04/2017	 In Figure 47 of Ordering information, added codes and firmware version information in definition of "Optional features field" At end of line for (<i>blank</i>), added "version 2.07" Added line for A At end of line for R, added "version 2.08" At end of line for C, added "version 2.07" Added line for D At end of line for L, added "version 2.08"