



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | e200z7   |
| Core Size                  | 32-Bit Tri-Core  |
| Speed                      | 264MHz   |
| Connectivity               | CANbus, EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI                  |
| Peripherals                | DMA, LVD, POR, Zipwire   |
| Number of I/O              | -  |
| Program Memory Size        | 8MB (8M × 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V  |
| Data Converters            | A/D 16b Sigma-Delta, eQADC   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 516-BGA  |
| Supplier Device Package    | 516-MAPBGA (27x27)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777cck3mmo3r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

| 1 | Introd | luction      |   |
|---|--------|--------------|---|
|   | 1.1    | Features s   | summary3                                    |
|   | 1.2    | Block diag   | gram4                                       |
| 2 | Pinou  | ıts          |   |
|   | 2.1    | 416-ball N   | IAPBGA pin assignments5                     |
|   | 2.2    | 516-ball N   | IAPBGA pin assignments6                     |
| 3 | Electi | rical charad | cteristics7                                 |
|   | 3.1    | Absolute r   | maximum ratings7                            |
|   | 3.2    | Electroma    | gnetic interference (EMI) characteristics9  |
|   | 3.3    | Electrosta   | tic discharge (ESD) characteristics9        |
|   | 3.4    | Operating    | conditions9                                 |
|   | 3.5    | DC electri   | cal specifications12                        |
|   | 3.6    | I/O pad sp   | pecifications13                             |
|   |        | 3.6.1        | Input pad specifications13                  |
|   |        | 3.6.2        | Output pad specifications15                 |
|   |        | 3.6.3        | I/O pad current specifications19            |
|   | 3.7    | Oscillator   | and PLL electrical specifications19         |
|   |        | 3.7.1        | PLL electrical specifications20             |
|   |        | 3.7.2        | Oscillator electrical specifications21      |
|   | 3.8    | Analog-to-   | -Digital Converter (ADC) electrical         |
|   |        | specificati  | ons23                                       |
|   |        | 3.8.1        | Enhanced Queued Analog-to-Digital           |
|   |        |              | Converter (eQADC)23                         |
|   |        | 3.8.2        | Sigma-Delta ADC (SDADC)25                   |
|   | 3.9    | Temperat     | ure Sensor                                  |
|   | 3.10   | LVDS Fas     | st Asynchronous Serial Transmission (LFAST) |
|   |        | pad electr   | ical characteristics34                      |
|   |        | 3.10.1       | LFAST interface timing diagrams34           |
|   |        | 3.10.2       | LFAST and MSC/DSPI LVDS interface           |
|   |        |              | electrical characteristics                  |
|   |        | 3.10.3       | LFAST PLL electrical characteristics39      |
|   | 3.11   | Power ma     | nagement: PMC, POR/LVD, power               |
|   |        | sequencir    | ng40  |

|   |       | 3.11.1                   | Power management electrical characteristics40 |  |  |  |  |  |  |
|---|-------|--------------------------|---|--|--|--|--|--|--|
|   |       | 3.11.2                   | Power management integration43                |  |  |  |  |  |  |
|   |       | 3.11.3                   | Device voltage monitoring44                   |  |  |  |  |  |  |
|   |       | 3.11.4                   | Power sequencing requirements46               |  |  |  |  |  |  |
|   | 3.12  | Flash mer                | mory specifications47                         |  |  |  |  |  |  |
|   |       | 3.12.1                   | Flash memory program and erase                |  |  |  |  |  |  |
|   |       |                          | specifications48                              |  |  |  |  |  |  |
|   |       | 3.12.2                   | Flash memory Array Integrity and Margin       |  |  |  |  |  |  |
|   |       |                          | Read specifications48                         |  |  |  |  |  |  |
|   |       | 3.12.3                   | Flash memory module life specifications49     |  |  |  |  |  |  |
|   |       | 3.12.4                   | Data retention vs program/erase cycles50      |  |  |  |  |  |  |
|   |       | 3.12.5                   | Flash memory AC timing specifications50       |  |  |  |  |  |  |
|   |       | 3.12.6                   | Flash memory read wait-state and address-     |  |  |  |  |  |  |
|   |       |                          | pipeline control settings51                   |  |  |  |  |  |  |
|   | 3.13  | AC timing                |   |  |  |  |  |  |  |
|   |       | 3.13.1                   | Generic timing diagrams52                     |  |  |  |  |  |  |
|   |       | 3.13.2                   | Reset and configuration pin timing53          |  |  |  |  |  |  |
|   |       | 3.13.3                   | IEEE 1149.1 interface timing54                |  |  |  |  |  |  |
|   |       | 3.13.4                   | Nexus timing                                  |  |  |  |  |  |  |
|   |       | 3.13.5                   | External Bus Interface (EBI) timing59         |  |  |  |  |  |  |
|   |       | 3.13.6                   | External interrupt timing (IRQ/NMI pin)63     |  |  |  |  |  |  |
|   |       | 3.13.7                   | eTPU timing64                                 |  |  |  |  |  |  |
|   |       | 3.13.8                   | eMIOS timing65                                |  |  |  |  |  |  |
|   |       | 3.13.9                   | DSPI timing with CMOS and LVDS pads66         |  |  |  |  |  |  |
|   |       | 3.13.10                  | FEC timing78                                  |  |  |  |  |  |  |
| 4 | Packa | age informa              | ation83                                       |  |  |  |  |  |  |
|   | 4.1   | Thermal c                | haracteristics83                              |  |  |  |  |  |  |
|   |       | 4.1.1                    | General notes for thermal characteristics84   |  |  |  |  |  |  |
| 5 | Orde  | ring inform              | ation87                                       |  |  |  |  |  |  |
| 6 | Docu  | ument revision history88 |   |  |  |  |  |  |  |

|    | 1       | 2       | 3             | 4             | 5                    | 6             | 7     | 8     | 9              | 10             | 11             | 12             | 13     | 14      | 15      | 16      | 17             | 18             | 19            | 20            | 21      | 22      | 23      | 24      | 25      | 26      |    |
|----|---------|---------|---------------|---------------|----------------------|---------------|-------|-------|----------------|----------------|----------------|----------------|--------|---------|---------|---------|----------------|----------------|---------------|---------------|---------|---------|---------|---------|---------|---------|----|
| А  |         | VDD     | RSTOUT        | ANAO_SDA<br>0 | ANA4                 | ANA9          | ANA11 | ANA15 | VDDA_SD        | REFBYPCA<br>25 | VRL_SD         | VRH_SD         | AN28   | AN29    | AN36    | VDDA_E  | REFBYPCB<br>25 | VRL_EQ         | VRH_EQ        | ANB5_SDD<br>5 | ANB9    | ANB12   | ANB18   | ANB21   | VSS     |         | A  |
| в  | VDDEH1  | VSS     | VDD           | TEST          | ANA1_SDA             | ANA5          | ANA10 | ANA14 | VDDA_MISC      | VSSA_SD        | REFBYPCA<br>75 | AN24           | AN27   | AN30    | AN32    | VDDA_E  | VSSA_EQ        | REFBYPCB<br>75 | ANB4_SDD<br>4 | ANB8          | ANB10   | ANB13   | ANB19   | ANB22   | VSS     | VSS     | в  |
| с  | ETPUA30 | ETPUA31 | VSS           | VDD           | ANA2_SDA<br>2        | ANA6          | ANA7  | ANA13 | ANA17_SDB<br>1 | ANA19_SD<br>B3 | ANA21_SD<br>C1 | ANA22_SD<br>C2 | AN25   | AN31    | AN34    | AN39    | AN37           | ANBO_SDD<br>0  | ANB7_SDD<br>7 | ANB6_SDD<br>6 | ANB11   | ANB15   | ANB20   | VSS     | ETPUCO  | ETPUC1  | с  |
| D  | ETPUA27 | ETPUA28 | ETPUA29       | VSS           | VDD                  | ANA3_SDA<br>3 | ANAS  | ANA12 | ANA16_SDB<br>0 | ANA18_SD<br>B2 | ANA20_SD<br>CD | ANA23_SD<br>C3 | AN26   | AN33    | AN35    | AN38    | ANB1_SDD       | ANB2_SDD<br>2  | ANB3_SDD<br>3 | ANB14         | ANB16   | ANB17   | VSS     | SENT2_A | ETPUC2  | ETPUC3  | D  |
| Е  | ETPUA23 | ETPUA24 | ETPUA25       | ETPUA26       | VSS                  | VDD           | VSS   | VSS   | VSS            | vss            | VSS            | VSS            | VSS    | VSS     | VSS     | vss     | VSS            | VSS            | VSS           | ANB23         | VSS     | VSS     | VDDEH7  | ETPUC4  | ETPUC5  | ETPUC6  | E  |
| F  | ETPUA19 | ETPUA20 | ETPUA21       | ETPUA22       | VSS                  | VDDE8         |       | VDDE8 |                | VDDE8          | VDDE8          |                | VSS    | VSS     |         | VDDE10  | VDDE10         |                | VDDE10        |               | VDDE10  | TCRCLKC | ETPUC7  | ETPUC8  | ETPUC9  | ETPUC10 | F  |
| G  | ETPUA11 | ETPUA13 | ETPUA15       | ETPUA17       | ETPUA18              |               |       |       |                |                |                |                |        |         |         |         |                |                |               |               |         | ETPUC11 | ETPUC12 | ETPUC13 | ETPUC14 | ETPUC15 | G  |
| н  | ETPUA5  | ETPUA7  | ETPUA8        | ETPUA3        | ETPUA14              | ETPUA16       |       |       |                |                |                |                |        |         |         |         |                |                |               |               | ETPUC19 | ETPUC16 | ETPUC17 | ETPUC18 | ETPUC20 | ETPUC21 | н  |
| J. | ETPUA1  | ETPUA2  | ETPUA9        | ETPUA4        | ETPUA12              |               |       |       |                |                |                |                |        |         |         |         |                |                |               |               |         | ETPUC22 | ETPUC23 | ETPUC24 | ETPUC26 | ETPUC27 | J  |
| к  | TXDB    | TXDA    | RXDA          | TCRCLKA       | ETPUA6               | ETPUA10       |       |       |                | VSS            | VSS            | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | ETPUC25 | ETPUC28 | ETPUC29 | ETPUC30 | ETPUC31 | D_DAT15 | к  |
| L  | PLLCFG1 | PLLCFG2 | BOOTCFG1      | BOOTCFGO      | RXDB                 | ETPUAO        | ]     |       |                | VSS            | VSS            | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | NC      | D_DAT14 | D_DAT13 | D_DAT12 | D_DAT11 | D_DAT10 | L  |
| м  | NC      | D_BDIP  | PLLCFGO       | VSTBY         | WKPCFG               |               |       |       |                | VSS            | VSS            | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               |         | D_DAT9  | D_DAT8  | D_DAT7  | D_DAT5  | VDDEH7  | м  |
| N  | D_WEO   | D_WE2   | D_WE3         | VDD           | RESET                | VDDE8         |       |       |                | VDDE2          | VSS            | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | VDDE10  | D_DAT6  | VDDEH6  | D_DAT2  | D_DAT3  | D_DAT4  | N  |
| Ρ  | D_ADD9  | D_ADD10 | D_ADD11       | VDDEH1        | D_WE1                | NC            |       |       |                | VDDE2          | VDDE2          | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | VDDE10  | ETPUB13 | D_OE    | D_ALE   | D_DATO  | D_DAT1  | Р  |
| R  | D_ADD12 | D_ADD13 | D_ADD14       | D_ADD15       | D_ADD16              |               |       |       |                | VDDE2          | VDDE2          | VSS            | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               |         | ETPUB9  | ETPUB12 | ETPUB14 | ETPUB15 | D_RD_WR | R  |
| т  | VDDE2   | D_ADD18 | D_ADD19       | D_ADD20       | D_ADD17              | D_CS3         |       |       |                | VDDE2          | VDDE2          | VDDE2          | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | ETPUB17 | ETPUB3  | ETPUB7  | ETPUB8  | ETPUB10 | ETPUB11 | т  |
| U  | D_CS2   | JCOMP   | RDY           | мско          | MSEO1                | MSEOO         |       |       |                | VDDE2          | VDDE2          | VDDE2          | VSS    | VSS     | VSS     | VSS     | VSS            |                |               |               | ETPUB23 | ETPUB1  | ETPUB2  | ETPUB4  | ETPUB5  | ETPUB6  | U  |
| v  | EVTI    | EVTO    | MD00          | MDO2          | MDO3                 |               |       |       |                |                |                |                |        |         |         |         |                |                |               |               |         | ETPUB21 | ETPUB22 | ETPUB16 | TCRCLKB | ETPUBO  | v  |
| w  | MDO4    | MDO5    | MDO6          | VDDE2         | MDO8                 | MDO1          |       |       |                |                |                |                |        |         |         |         |                |                |               |               | ETPUB25 | ETPUB29 | REGSEL  | ETPUB20 | ETPUB19 | ETPUB18 | w  |
| Y  | MDO7    | MDO9    | MDO10         | MDO11         | MDO12                |               |       |       |                |                |                |                |        |         |         |         |                |                |               |               |         | ETPUB31 | ETPUB26 | ETPUB27 | ETPUB24 | REGCTL  | Y  |
| АА | MDO13   | MDO14   | MDO15         | NC            | VDDE8                | VSS           |       | PCSA5 |                | SOUTB          | NC             |                | VDDE9  | NC      |         | EMIOS23 | EMIOS31        |                | CNRXB         |               | VSS     | VDDE10  | VDDPMC  | ETPUB28 | VDDPWR  | VSSSYN  | AA |
| АВ | TDO     | тск     | TMS           | VDD           | VSS                  | VDDE9         | VDDE9 | SCKA  | SINB           | D_CS1          | D_ADD21        | D_ADD29        | EMIOS1 | EMIOS11 | EMIOS17 | EMIOS19 | EMIOS29        | VDDE9          | VDDE9         | VDDE9         | VDDE9   | VSS     | VDD     | ETPUB30 | VSSPWR  | EXTAL   | AB |
| AC | VDDE2   | TDI     | VDD           | VSS           | FEC_TXCLK<br>_REFCLK | PCSA1         | SOUTA | SCKB  | PCSB3          | VDDEH3         | VDDEH4         | VDD            | EMIOSO | EMIOS8  | EMIOS13 | EMIOS22 | EMIOS24        | EMIOS28        | CNTXB         | CNRXD         | VDDEH5  | PCSC1   | VSSPMC  | VDD     | VDDEH6  | XTAL    | AC |
| AD | ENGCLK  | VDD     | VSS           | FEC_TXD0      | FEC_TXD1             | PCSAD         | PCSA3 | PCSB2 | D_CSO          | D_ADD22        | D_ADD25        | D_ADD28        | EMIOS2 | EMIOS7  | EMIOS12 | EMIOS16 | EMIOS18        | EMIOS27        | CNRXA         | CNTXD         | SCKC    | RXDC    | PCSC3   | VSS     | VDD     | VDDFLA  | AD |
| AE | VDD     | VSS     | FEC_RX_D<br>V | FEC_TX_EN     | PCSA4                | PCSB5         | SINA  | PCSB1 | D_TS           | D_ADD23        | D_ADD26        | D_ADD30        | EMIOS3 | EMIOS6  | EMIOS10 | EMIOS15 | EMIOS21        | EMIOS26        | CNTXA         | CNRXC         | PCSCO   | SINC    | PCSC2   | PCSC5   | VSS     | VDD     | AE |
| AF |         | VDDE2A  | FEC_RXD0      | FEC_RXD1      | VDDEH3A              | PCSA2         | PCSB4 | PCSBO | D_TA           | D_ADD24        | D_ADD27        | D_CLKOUT       | EMIOS4 | EMIOS5  | EMIOS9  | EMIOS20 | EMIOS14        | EMIOS25        | EMIOS30       | CNTXC         | SOUTC   | VDDEH4  | TXDC    | PCSC4   | VDDEH5  | 1       | AF |
|    | 1       | 2       | 3             | 4             | 5                    | 6             | 7     | 8     | 9              | 10             | 11             | 12             | 13     | 14      | 15      | 16      | 17             | 18             | 19            | 20            | 21      | 22      | 23      | 24      | 25      | 26      |    |
|    |         |         |               |               |                      |               |       |       |                |                |                |                |        |         |         |         |                |                |               |               |         |         |         |         |         |         |    |

Figure 3. MPC5777C 516-ball MAPBGA (full diagram)

The following information includes details about power considerations, DC/AC electrical characteristics, and AC timing specifications.

## 3.1 Absolute maximum ratings

Absolute maximum specifications are stress ratings only. Functional operation at these maxima is not guaranteed.

## CAUTION

Stress beyond listed maxima may affect device reliability or cause permanent damage to the device.

See Operating conditions for functional operation specifications.

**Electrical characteristics** 

| Symbol   | Peremeter   | Conditions                   |      | Value               |                   | Unit |
|--|---|------------------------------|------|---------------------|-------------------|------|
| Symbol   | Farameter   | Conditions                   | Min  | Тур                 | Max               |      |
| V <sub>STBY_BO</sub>                           | Standby RAM brownout flag trip point voltage            | —                            | _    | _                   | 0.9 <sup>12</sup> | V    |
| V <sub>RL_SD</sub>                             | SDADC ground reference voltage                          | —                            |      | V <sub>SSA_SD</sub> |                   | V    |
| V <sub>DDA_SD</sub>                            | SDADC supply voltage <sup>13</sup>                      | -                            | 4.5  | —                   | 5.5               | V    |
| V <sub>DDA_EQA/B</sub>                         | eQADC supply voltage                                    | —                            | 4.75 | —                   | 5.25              | V    |
| V <sub>RH_SD</sub>                             | SDADC reference   | —                            | 4.5  | V <sub>DDA_SD</sub> | 5.5               | V    |
| $V_{DDA_SD} - V_{RH_SD}$                       | SDADC reference differential voltage                    | —                            | _    | _                   | 25                | mV   |
| $V_{SSA\_SD} - V_{RL\_SD}$                     | V <sub>RL_SD</sub> differential voltage                 | —                            | -25  | —                   | 25                | mV   |
| V <sub>RH_EQ</sub>                             | eQADC reference   | —                            | 4.75 | —                   | 5.25              | V    |
| V <sub>DDA_EQA/B</sub> –<br>V <sub>RH_EQ</sub> | eQADC reference differential voltage                    | —                            | _    | _                   | 25                | mV   |
| $V_{SSA\_EQ} - V_{RL\_EQ}$                     | V <sub>RL_EQ</sub> differential voltage                 | —                            | -25  | —                   | 25                | mV   |
| $V_{SSA_{EQ}} - V_{SS}$                        | V <sub>SSA_EQ</sub> differential voltage                | —                            | -25  | —                   | 25                | mV   |
| $V_{SSA\_SD} - V_{SS}$                         | V <sub>SSA_SD</sub> differential voltage                | —                            | -25  | —                   | 25                | mV   |
| V <sub>RAMP</sub>                              | Slew rate on power supply pins                          | —                            |      | —                   | 100               | V/ms |
|  |   | Current                      |      |                     |                   |      |
| I <sub>IC</sub>                                | DC injection current (per pin) <sup>14,</sup><br>15, 16 | Digital pins and analog pins | -3.0 | _                   | 3.0               | mA   |
| I <sub>MAXSEG</sub>                            | Maximum current per power segment <sup>17, 18</sup>     | —                            | -80  |                     | 80                | mA   |

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T<sub>J</sub> must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to  $V_{DDEH1}$ .
- 10. When internal flash memory regulator is used:
  - Flash memory read operation is supported for a minimum  $V_{DDPMC}$  value of 3.15 V.
  - Flash memory read, program, and erase operations are supported for a minimum V<sub>DDPMC</sub> value of 3.5 V.

When flash memory power is supplied externally ( $V_{DDPMC}$  shorted to  $V_{DDFLA}$ ): The  $V_{DDPMC}$  range must be within the limits specified for LVD\_FLASH and HVD\_FLASH monitoring. Table 29 provides the monitored LVD\_FLASH and HVD\_FLASH limits.

- 11. If the standby RAM regulator is not used, the  $V_{STBY}$  supply input pin must be tied to ground.
- 12. V<sub>STBY\_BO</sub> is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V<sub>STBY\_BO</sub> maximum value.

| Symbol           | Parameter             | Conditions                                 |     | Unit |     |    |
|------------------|-----------------------|--|-----|------|-----|----|
| Symbol           |                       | Conditions                                 | Min | Тур  | Max |    |
| I <sub>WPU</sub> | Weak pullup current   | $V_{IN} = 0.35 * V_{DDEx}$                 | 40  | —    | 120 | μA |
|                  |                       | 4.5 V < V <sub>DDEx</sub> < 5.5 V          |     |      |     |    |
|                  |                       | $V_{IN} = 0.35 * V_{DDEx}$                 | 25  | —    | 80  |    |
|                  |                       | 3.0 V < V <sub>DDEx</sub> < 3.6 V          |     |      |     |    |
| I <sub>WPD</sub> | Weak pulldown current | V <sub>IN</sub> = 0.65 * V <sub>DDEx</sub> | 40  | —    | 120 | μA |
|                  |                       | 4.5 V < V <sub>DDEx</sub> < 5.5 V          |     |      |     |    |
|                  |                       | $V_{IN} = 0.65 * V_{DDEx}$                 | 25  | _    | 80  |    |
|                  |                       | 3.0 V < V <sub>DDEx</sub> < 3.6 V          |     |      |     |    |

#### Table 7. I/O pullup/pulldown DC electrical characteristics

The specifications in Table 8 apply to the pins ANA0\_SDA0 to ANA7, ANA16\_SDB0 to ANA23\_SDC3, and ANB0\_SDD0 to ANB7\_SDD7.

 Table 8. I/O pullup/pulldown resistance electrical characteristics

| Symbol            | Paramotor   | Conditions |     | Unit |     |    |
|-------------------|---|------------|-----|------|-----|----|
|                   |   | Conditions | Min | Тур  | Мах |    |
| R <sub>PUPD</sub> | R <sub>PUPD</sub> Analog input bias / diagnostic pullup/<br>pulldown resistance | 200 kΩ     | 130 | 200  | 280 | kΩ |
|                   |   | 100 kΩ     | 65  | 100  | 140 |    |
|                   |   | 5 kΩ       | 1.4 | 5    | 7.5 |    |
| Δ <sub>PUPD</sub> | R <sub>PUPD</sub> pullup/pulldown resistance mismatch                           | —          |     |      | 5   | %  |

## 3.6.2 Output pad specifications

Figure 5 shows output DC electrical characteristics.

- 2. PCR[SRC] values refer to the setting of that register field in the SIU.
- 3. All values to be confirmed during device validation.

The following table shows the EBI CLKOUT, address, and control signal pad electrical characteristics. These pads can also be used for GPIO.

#### Table 10. GPIO and EBI CLKOUT, address, and control signal pad output buffer electrical characteristics (FC pads)

| Symbol Parame        |  | 0   |                             |                   | Value |      |      |
|----------------------|--|---|-----------------------------|-------------------|-------|------|------|
| Symbol               | Parameter                                | Conditions                                |                             | Min               | Тур   | Max  | Unit |
|                      | EBI Mod                                  | e Output Specificatio                     | ns: valid for 3.0 V < $V_1$ | ر<br>DDEx < 3.6 \ | /     |      |      |
| C <sub>DRV</sub>     | External bus load                        | PCR[DSC] = 01b                            |                             | _                 |       | 10   | pF   |
|                      | capacitance                              | PCR[DSC] = 10b                            |                             | —                 | _     | 20   |      |
|                      |  | PCR[DSC] = 11b                            |                             | —                 | —     | 30   |      |
| f <sub>MAX_EBI</sub> | External bus maximum operating frequency | C <sub>DRV</sub> = 10/20/30 pF            |                             | —                 |       | 66   | MHz  |
|                      | 1  | Output Specification                      | S                           | <u></u>           |       | 1    |      |
| I <sub>OH_EBI</sub>  | GPIO and external bus                    | V <sub>OH</sub> = 0.8 * V <sub>DDEx</sub> | PCR[DSC] = 11b              | 30                | _     | _    | mA   |
|                      | pad output high current                  | 4.5 V < V <sub>DDEx</sub> < 5.5 V         | PCR[DSC] = 10b              | 22                |       |      | -    |
|                      |  |   | PCR[DSC] = 01b              | 13                |       | —    |      |
|                      |  |   | PCR[DSC] = 00b              | 2                 | _     | _    |      |
|                      |  | V <sub>OH</sub> = 0.8 * V <sub>DDEx</sub> | PCR[DSC] = 11b              | 16                |       | _    |      |
|                      |  | 3.0 V < V <sub>DDEx</sub> < 3.6 V         | PCR[DSC] = 10b              | 12                |       | _    |      |
|                      |  |   | PCR[DSC] = 01b              | 7                 | _     | _    |      |
|                      |  |   | PCR[DSC] = 00b              | 1                 |       |      | -    |
| I <sub>OL_EBI</sub>  | GPIO and external bus                    | $V_{OL} = 0.2 * V_{DDEx}$                 | PCR[DSC] = 11b              | 54                | _     | _    | mA   |
|                      | pad output low current                   | 4.5 V < V <sub>DDEx</sub> < 5.5 V         | PCR[DSC] = 10b              | 25                | _     | _    |      |
|                      |  |   | PCR[DSC] = 01b              | 16                |       | _    | -    |
|                      |  |   | PCR[DSC] = 00b              | 2                 |       | _    |      |
|                      |  | $V_{OL} = 0.2 * V_{DDEx}$                 | PCR[DSC] = 11b              | 17                |       | _    |      |
|                      |  | 3.0 V < V <sub>DDEx</sub> < 3.6 V         | PCR[DSC] = 10b              | 14                |       |      |      |
|                      |  |   | PCR[DSC] = 01b              | 8                 |       |      |      |
|                      |  |   | PCR[DSC] = 00b              | 1                 |       |      |      |
| t <sub>R_F_EBI</sub> | GPIO and external bus                    | PCR[DSC] = 11b                            | C <sub>L</sub> = 30 pF      | —                 | _     | 1.5  | ns   |
|                      | pad output transition                    |   | C <sub>L</sub> = 50 pF      | _                 |       | 2.4  |      |
|                      |  | PCR[DSC] = 10b                            | C <sub>L</sub> = 20 pF      | _                 |       | 1.5  |      |
|                      |  | PCR[DSC] = 01b                            | C <sub>L</sub> = 10 pF      | —                 |       | 1.85 |      |
|                      |  | PCR[DSC] = 00b                            | C <sub>L</sub> = 50 pF      | _                 |       | 45   |      |
| t <sub>PD_EBI</sub>  | GPIO and external bus                    | PCR[DSC] = 11b                            | C <sub>L</sub> = 30 pF      | —                 |       | 4.2  | ns   |
|                      | pad output propagation                   |   | C <sub>L</sub> = 50 pF      | —                 |       | 5.5  |      |
|                      |  | PCR[DSC] = 10b                            | C <sub>L</sub> = 20 pF      | _                 |       | 4.2  | 1    |
|                      |  | PCR[DSC] = 01b                            | C <sub>L</sub> = 10 pF      | _                 | _     | 4.4  | 1    |
|                      |  | PCR[DSC] = 00b                            | C <sub>L</sub> = 50 pF      | —                 |       | 59   | 1    |

| Symbol                  | Perometer                                      | Conditions                                  |       |     | Unit             |      |
|-------------------------|--|---|-------|-----|------------------|------|
| Symbol                  | Faranieter                                     | Conditions                                  | Min   | Тур | Max              | Onit |
| f <sub>PLL1IN</sub>     | PLL1 input clock <sup>1</sup>                  | —   | 38    | —   | 78               | MHz  |
| Δ <sub>PLL1IN</sub>     | PLL1 input clock duty cycle <sup>1</sup>       | —   | 35    |     | 65               | %    |
| f <sub>PLL1VCO</sub>    | PLL1 VCO frequency                             | —   | 600   | _   | 1250             | MHz  |
| f <sub>PLL1PHI</sub>    | PLL1 output clock PHI                          | —   | 4.762 | —   | 264              | MHz  |
| t <sub>PLL1LOCK</sub>   | PLL1 lock time                                 | —   | —     |     | 100              | μs   |
| Δ <sub>PLL1PHISPJ</sub> | PLL1_PHI single period peak-to-<br>peak jitter | f <sub>PLL1PHI</sub> = 200 MHz, 6-<br>sigma | _     | _   | 500 <sup>2</sup> | ps   |
| f <sub>PLL1MOD</sub>    | PLL1 modulation frequency                      | —   | —     |     | 250              | kHz  |
| δ <sub>PLL1MOD</sub>    | PLL1 modulation depth (when                    | Center spread                               | 0.25  | _   | 2                | %    |
|                         | enabled)                                       | Down spread                                 | 0.5   |     | 4                | %    |
| I <sub>PLL1</sub>       | PLL1 consumption                               | FINE LOCK state                             | —     | —   | 6                | mA   |

Table 13. PLL1 electrical characteristics

1. PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when using internal PLL0 or external oscillator in functional mode.

2. Noise on the V<sub>DD</sub> supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V<sub>DD</sub> supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

## 3.7.2 Oscillator electrical specifications

## NOTE

All oscillator specifications in Table 14 are valid for  $V_{DDEH6} = 3.0 \text{ V}$  to 5.5 V.

### Table 14. External oscillator (XOSC) electrical specifications

| Symbol               | Devemeter   | Conditions                                   | Va                     | alue                   | Unit |
|----------------------|---|--|------------------------|------------------------|------|
| Symbol               | Farameter   | Conditions                                   | Min                    | Мах                    | Unit |
| f <sub>XTAL</sub>    | Crystal frequency range                                   | _  | 8                      | 40                     | MHz  |
| t <sub>cst</sub>     | Crystal start-up time <sup>1, 2</sup>                     | T <sub>J</sub> = 150 °C                      | _                      | 5                      | ms   |
| t <sub>rec</sub>     | Crystal recovery time <sup>3</sup>                        |  | _                      | 0.5                    | ms   |
| VIHEXT               | EXTAL input high voltage (external reference)             | V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub> | V <sub>REF</sub> + 0.6 | _                      | V    |
| V <sub>ILEXT</sub>   | EXTAL input low voltage (external reference)              | V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub> | _                      | V <sub>REF</sub> – 0.6 | V    |
| C <sub>S_EXTAL</sub> | Total on-chip stray capacitance on EXTAL pin <sup>4</sup> | 416-ball MAPBGA                              | 2.3                    | 3.0                    | pF   |
|                      |   | 516-ball MAPBGA                              | 2.1                    | 2.8                    |      |
| C <sub>S_XTAL</sub>  | Total on-chip stray capacitance on XTAL pin <sup>4</sup>  | 416-ball MAPBGA                              | 2.3                    | 3.0                    | pF   |
|                      |   | 516-ball MAPBGA                              | 2.2                    | 2.9                    |      |
| 9 <sub>m</sub>       | Oscillator transconductance <sup>5</sup>                  | Low  | 3                      | 10                     | mA/V |
|                      |   | Medium                                       | 10                     | 27                     |      |
|                      |   | High   | 12                     | 35                     |      |

Table continues on the next page ...

| Symbol                 | Baramatar                                  | Conditions   |     | Value | 9   | Unit |
|------------------------|--|--|-----|-------|-----|------|
| Symbol                 | Farameter                                  | Conditions   | Min | Тур   | Мах | Unit |
| SNR <sub>DIFF150</sub> | Signal to noise ratio in                   | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 80  | _     | —   | dB   |
|                        | differential mode, 150<br>Ksps output rate | $V_{RH_{SD}} = V_{DDA_{SD}}$   |     |       |     |      |
|                        |  | GAIN = 1   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 77  |       |     |      |
|                        |  | $V_{RH_{SD}} = V_{DDA_{SD}}$   |     |       |     |      |
|                        |  | GAIN = 2   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 74  | _     |     |      |
|                        |  | $V_{RH_SD} = V_{DDA_SD}$   |     |       |     |      |
|                        |  | GAIN = 4   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 71  | _     | _   |      |
|                        |  | $V_{RH_{SD}} = V_{DDA_{SD}}$   |     |       |     |      |
|                        |  | GAIN = 8   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 68  | —     | —   |      |
|                        |  | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 16  |     |       |     |      |
| SNR <sub>DIFF333</sub> | Signal to noise ratio in                   | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 71  | —     | _   | dB   |
|                        | Ksps output rate                           | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 1   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 70  | —     | —   |      |
|                        |  | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 2   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$           | 68  | —     | —   |      |
|                        |  | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 4   |     |       |     |      |
|                        |  | $4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}^{8, 9}$ | 65  | —     | —   |      |
|                        |  | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 8   |     |       |     |      |
|                        |  | 4.5 V < V <sub>DDA_SD</sub> < 5.5 V <sup>8, 9</sup>                        | 62  |       |     |      |
|                        |  | $V_{RH\_SD} = V_{DDA\_SD}$   |     |       |     |      |
|                        |  | GAIN = 16  |     |       |     |      |

## Table 18. SDADC electrical specifications (continued)

Table continues on the next page ...

| Symbol                | Baramotor                                       | Conditions                                     |     | Unit |   |    |
|-----------------------|---|--|-----|------|---|----|
| Symbol                | Falameter                                       | Conditions                                     | Min | Тур  | Мах   |    |
| t <sub>SETTLING</sub> | Settling time after mux                         | Analog inputs are muxed                        | —   | —    | 2*δ <sub>GROUP</sub> +                          | —  |
|                       | change  | HPF = ON                                       |     |      | 3*f <sub>ADCD_S</sub>                           |    |
|                       |   | HPF = OFF                                      | _   | _    | 2*δ <sub>GROUP</sub> +<br>2*f <sub>ADCD_S</sub> |    |
| todrecovery           | Overdrive recovery time                         | After input comes within range from saturation | _   | _    | 2*δ <sub>GROUP</sub> +<br>f <sub>ADCD_S</sub>   | —  |
|                       |   | HPF = ON                                       |     |      |   |    |
|                       |   | HPF = OFF                                      | _   |      | 2*δ <sub>GROUP</sub>                            |    |
| C <sub>S_D</sub>      | SDADC sampling                                  | GAIN = 1, 2, 4, 8                              | —   |      | 75*GAIN   | fF |
|                       | capacitance after sampling switch <sup>16</sup> | GAIN = 16                                      | —   |      | 600   | fF |
| I <sub>BIAS</sub>     | Bias consumption                                | At least one SDADC enabled                     |     |      | 3.5   | mA |
| I <sub>ADV_D</sub>    | SDADC supply<br>consumption                     | Per SDADC enabled                              | —   | _    | 4.325   | mA |
| I <sub>ADR_D</sub>    | SDADC reference<br>current consumption          | Per SDADC enabled                              | _   | _    | 20  | μA |

#### Table 18. SDADC electrical specifications (continued)

- 1. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be "clipped."
- 2. VINP is the input voltage applied to the positive terminal of the SDADC
- 3. VINM is the input voltage applied to the negative terminal of the SDADC
- 4. Sampling is generated internally  $f_{SAMPLING} = f_{ADCD_M}/2$
- 5. For Gain = 16, SDADC resolution is 15 bit.
- Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to 0.5<sup>\*</sup>V<sub>RH\_SD</sub> for differential mode and single ended mode with negative input = 0.5<sup>\*</sup>V<sub>RH\_SD</sub>. Offset Calibration should be done with respect to 0 for single ended mode with negative input = 0. Both Offset and Gain Calibration is guaranteed for +/-5% variation of V<sub>RH\_SD</sub>, +/-10% variation of V<sub>DDA SD</sub>, +/-50 C temperature variation.
- 7. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.
- SDADC is functional in the range 3.6 V < V<sub>DDA\_SD</sub> < 4.0 V: SNR parameter degrades by 3 dB. SDADC is functional in the range 3.0 V < V<sub>RH\_SD</sub> < 4.0 V: SNR parameter degrades by 9 dB.</li>
- 9. SNR values guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f<sub>ADCD\_M</sub> f<sub>ADCD\_S</sub> to f<sub>ADCD\_M</sub> + f<sub>ADCD\_S</sub>, where f<sub>ADCD\_M</sub> is the input sampling frequency and f<sub>ADCD\_S</sub> is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- 10. Input impedance in differential mode  $Z_{IN} = Z_{DIFF}$
- 11. Input impedance given at  $f_{ADCD_M} = 16$  MHz. Impedance is inversely proportional to SDADC clock frequency.  $Z_{DIFF}$  ( $f_{ADCD_M}$ ) = (16 MHz /  $f_{ADCD_M}$ ) \*  $Z_{DIFF}$ ,  $Z_{CM}$  ( $f_{ADCD_M}$ ) = (16 MHz /  $f_{ADCD_M}$ ) \*  $Z_{CM}$ .
- 12. Input impedance in single-ended mode  $Z_{IN} = (2 * Z_{DIFF} * Z_{CM}) / (Z_{DIFF} + Z_{CM})$
- 13.  $V_{INTCM}$  is the Common Mode input reference voltage for the SDADC. It has a nominal value of ( $V_{RH_SD}$   $V_{RL_SD}$ ) / 2.
- 14. The  $\pm 1\%$  passband ripple specification is equivalent to 20 \* log<sub>10</sub> (0.99) = 0.087 dB.
- 15. Propagation of the information from the pin to the register CDR[CDATA] and the flags SFR[DFEF] and SFR[DFFF] is given by the different modules that must be crossed: delta/sigma filters, high pass filter, FIFO module, and clock domain synchronizers. The time elapsed between data availability at the pin and internal SDADC module registers is given by the following formula, where f<sub>ADCD\_S</sub> is the frequency of the sampling clock, f<sub>ADCD\_M</sub> is the frequency of the modulator, and f<sub>FM\_PER\_CLK</sub> is the frequency of the peripheral bridge clock feeds to the SDADC module:

 $REGISTER LATENCY = t_{LATENCY} + 0.5/f_{ADCD_S} + 2 (\sim+1)/f_{ADCD_M} + 2(\sim+1)f_{FM_PER_CLK}$ 

The (~+1) symbol refers to the number of clock cycles uncertainty (from 0 to 1 clock cycle) to be added due to resynchronization of the signal during clock domain crossing.

Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the SDADC module.

16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.

## 3.9 Temperature Sensor

The following table describes the Temperature Sensor electrical characteristics.

Table 19. Temperature Sensor electrical characteristics

| Symbol                 | Parameter  | Conditions                     |     | Unit |     |       |  |
|------------------------|--|--------------------------------|-----|------|-----|-------|--|
| Symbol                 | Faranieler   | Conditions                     | Min | Тур  | Мах | Onic  |  |
| —                      | Temperature monitoring range                               | —                              | -40 | —    | 150 | °C    |  |
| T <sub>SENS</sub>      | Sensitivity  | —                              | _   | 5.18 | _   | mV/°C |  |
| T <sub>ACC</sub>       | Accuracy   | –40°C < T <sub>J</sub> < 150°C | -5  | —    | 5   | °C    |  |
| I <sub>TEMP_SENS</sub> | V <sub>DDA_EQA</sub> power supply current, per Temp Sensor | _                              |     |      | 700 | μA    |  |

# 3.10 LVDS Fast Asynchronous Serial Transmission (LFAST) pad electrical characteristics

The LFAST pad electrical characteristics apply to the SIPI interface on the chip. The same LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.



## 3.10.1 LFAST interface timing diagrams

Figure 8. LFAST and MSC/DSPI LVDS timing definition

| Part name | Part type | Nominal        | Description  |
|-----------|-----------|----------------|--|
| Q1        | p-MOS     | 3 A - 20 V     | SQ2301ES / FDC642P or equivalent: low threshold p-MOS, Vth < 2.0 V, Rdson @ 4.5 V < 100 m $\Omega,$ Cg < 5 nF                                  |
| D1        | Schottky  | 2 A - 20 V     | SS8P3L or equivalent: Vishay™ low Vf Schottky diode  |
| L         | Inductor  | 3–4 µH - 1.5 A | Buck shielded coil low ESR   |
| CI        | Capacitor | 22 µF - 20 V   | Ceramic capacitor, total ESR < 70 m $\Omega$   |
| CE        | Capacitor | 0.1 µF - 7 V   | Ceramic—one capacitor for each V <sub>DD</sub> pin   |
| CV        | Capacitor | 22 μF - 20 V   | Ceramic $V_{DDPMC}$ (optional 0.1 $\mu$ F capacitor in parallel)   |
| CD        | Capacitor | 22 µF - 20 V   | Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to the p-MOS source)  |
| R         | Resistor  | 2.0-4.7 kΩ     | Pullup for power p-MOS gate  |
| СВ        | Capacitor | 22 µF - 20 V   | Ceramic, connect 100 nF capacitor in parallel (as close as possible to package to reduce current loop from $V_{\rm DDPWR}$ to $V_{\rm SSPWR})$ |

#### Table 26. Recommended operating characteristics

The following diagram shows the SMPS configuration connection.



Figure 13. SMPS configuration

## NOTE

The REGSEL pin is tied to  $V_{DDPMC}$  to select SMPS. If REGSEL is 0, the chip boots with the linear regulator.

See Power sequencing requirements for details about  $V_{\text{DDPMC}}$  and  $V_{\text{DDPWR}}.$ 

## NOTE

In these descriptions, *star route layout* means a track split as close as possible to the power supply source. Each of the split tracks is routed individually to the intended end connection.

- 1. For both LDO mode and SMPS mode, V<sub>DDPMC</sub> and V<sub>DDPWR</sub> must be connected together (shorted) to ensure aligned voltage ramping up/down. In addition:
  - For SMPS mode, a star route layout of the power track is required to minimize mutual noise. If SMPS mode is not used, the star route layout is not required. V<sub>DDPWR</sub> is the supply pin for the SMPS circuitry.
  - For 3.3 V operation,  $V_{DDFLA}$  must also be star routed and shorted to  $V_{DDPWR}$ and  $V_{DDPMC}$ . This triple connection is required because 3.3 V does not guarantee correct functionality of the internal  $V_{DDFLA}$  regulator. Consequently,  $V_{DDFLA}$  is supplied externally.
- 2. V<sub>DDA MISC</sub>: IRC operation is required to provide the clock for chip startup.
  - The V<sub>DDPMC</sub>, V<sub>DD</sub>, and V<sub>DDEH1</sub> (reset pin pad segment) supplies are monitored. They hold IRC until all of them reach operational voltage. In other words, V<sub>DDA\_MISC</sub> must reach its specified minimum operating voltage before or at the same time that all of these monitored voltages reach their respective specified minimum voltages.
  - An alternative is to connect the same supply voltage to both  $V_{DDEH1}$  and  $V_{DDA\_MISC}$ . This alternative approach requires a star route layout to minimize mutual noise.
- 3. Multiple  $V_{DDEx}$  supplies can be powered up in any order.

During any time when  $V_{DD}$  is powered up but  $V_{DDEx}$  is not yet powered up: pad outputs are unpowered.

During any time when  $V_{DDEx}$  is powered up before all other supplies: all pad output buffers are tristated.

- 4. Ramp up  $V_{DDA EQ}$  before  $V_{DD}$ . Otherwise, a reset might occur.
- 5. When the device is powering down while using the internal SMPS regulator,  $V_{DDPMC}$  and  $V_{DDPWR}$  supplies must ramp down through the voltage range from 2.5 V to 1.5 V in less than 1 second. Slower ramp-down times might result in reduced lifetime reliability of the device.



Figure 24. Nexus TCK, TDI, TMS, TDO Timing

## 3.13.5 External Bus Interface (EBI) timing Table 38. Bus operation timing<sup>1</sup>

| Snoc | Characteristic      | Symbol           | 66 MHz (Ext. bus freq.) <sup>2, 3</sup> |     | Unit           | Notes                       |
|------|---------------------|------------------|---|-----|----------------|-----------------------------|
| Spec | Characteristic      | Min Max          |   |     | Notes          |                             |
| 1    | D_CLKOUT Period     | t <sub>C</sub>   | 15.2                                    | —   | ns             | Signals are measured at 50% |
|      |                     |                  |   |     |                | V <sub>DDE</sub> .          |
| 2    | D_CLKOUT Duty Cycle | t <sub>CDC</sub> | 45%                                     | 55% | t <sub>C</sub> | —                           |
| 3    | D_CLKOUT Rise Time  | t <sub>CRT</sub> | —                                       | 4   | ns             | —                           |
| 4    | D_CLKOUT Fall Time  | t <sub>CFT</sub> | —                                       | 4   | ns             | —                           |

Table continues on the next page...

## 3.13.9 DSPI timing with CMOS and LVDS pads

## NOTE

The DSPI in TSB mode with LVDS pads can be used to implement the Micro Second Channel (MSC) bus protocol.

DSPI channel frequency support is shown in Table 42. Timing specifications are shown in Table 43, Table 44, Table 45, Table 46, and Table 47.

|                    | DSPI use mode  |    |  |  |
|--------------------|--|----|--|--|
| CMOS (Master mode) | OS (Master mode) Full duplex – Classic timing (Table 43) |    |  |  |
|                    | Full duplex – Modified timing (Table 44)                 | 30 |  |  |
|                    | Output only mode (SCK/SOUT/PCS) (Table 43 and Table 44)  | 30 |  |  |
|                    | Output only mode TSB mode (SCK/SOUT/PCS) (Table 47)      | 30 |  |  |
| LVDS (Master mode) | Full duplex – Modified timing (Table 45)                 | 30 |  |  |
|                    | Output only mode TSB mode (SCK/SOUT/PCS) (Table 46)      | 40 |  |  |

#### Table 42. DSPI channel frequency support

1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

2. Maximum usable frequency does not take into account external device propagation delay.

## 3.13.9.1 DSPI master mode full duplex timing with CMOS and LVDS pads

## 3.13.9.1.1 DSPI CMOS Master Mode — Classic Timing

Table 43. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or  $1^1$ 

| # | Symbol           | Characteristic   | Condition <sup>2</sup> |                        | Value                             | <sup>3</sup> | Unit |
|---|------------------|------------------|------------------------|------------------------|-----------------------------------|--------------|------|
| # |                  |                  | Pad drive <sup>4</sup> | Load (C <sub>L</sub> ) | Min                               | Max          |      |
| 1 | t <sub>SCK</sub> | SCK cycle time   | PCR[SRC]=11b           | 25 pF                  | 33.0                              |              | ns   |
|   |                  |                  | PCR[SRC]=10b           | 50 pF                  | 80.0                              |              | ]    |
|   |                  |                  | PCR[SRC]=01b           | 50 pF                  | 200.0                             |              |      |
| 2 | t <sub>CSC</sub> | PCS to SCK delay | PCR[SRC]=11b           | 25 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 16$ |              | ns   |
|   |                  |                  | PCR[SRC]=10b           | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 16$ |              | ]    |
|   |                  |                  | PCR[SRC]=01b           | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 18$ |              |      |
|   |                  |                  | PCS: PCR[SRC]=01b      | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 45$ |              | ]    |
|   |                  |                  | SCK: PCR[SRC]=10b      |                        |                                   |              |      |

Table continues on the next page...

# Table 43. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or $1^{1}$ (continued)

| ш  | Symbol            | Characteristic                    | Condition              | 2                      | Value <sup>3</sup>                |                         | Unit |
|----|-------------------|-----------------------------------|------------------------|------------------------|-----------------------------------|-------------------------|------|
| #  | Symbol            | Characteristic                    | Pad drive <sup>4</sup> | Load (C <sub>L</sub> ) | Min                               | Max                     |      |
| 3  | t <sub>ASC</sub>  | After SCK delay                   | PCR[SRC]=11b           | PCS: 0 pF              | $(M^7 \times t_{SYS}^{, 6}) - 35$ | —                       | ns   |
|    |                   |                                   |                        | SCK: 50 pF             |                                   |                         |      |
|    |                   |                                   | PCR[SRC]=10b           | PCS: 0 pF              | $(M^7 \times t_{SYS}^{, 6}) - 35$ | _                       |      |
|    |                   |                                   |                        | SCK: 50 pF             |                                   |                         |      |
|    |                   |                                   | PCR[SRC]=01b           | PCS: 0 pF              | $(M^7 \times t_{SYS}^{, 6}) - 35$ | _                       |      |
|    |                   |                                   |                        | SCK: 50 pF             |                                   |                         |      |
|    |                   |                                   | PCS: PCR[SRC]=01b      | PCS: 0 pF              | $(M^7 \times t_{SYS}, 6) - 35$    | _                       |      |
|    |                   |                                   | SCK: PCR[SRC]=10b      | SCK: 50 pF             |                                   |                         |      |
| 4  | t <sub>SDC</sub>  | SCK duty cycle <sup>8</sup>       | PCR[SRC]=11b           | 0 pF                   | 1/2t <sub>SCK</sub> – 2           | 1/2t <sub>SCK</sub> + 2 | ns   |
|    |                   |                                   | PCR[SRC]=10b           | 0 pF                   | 1/2t <sub>SCK</sub> – 2           | 1/2t <sub>SCK</sub> + 2 | 1    |
|    |                   |                                   | PCR[SRC]=01b           | 0 pF                   | 1/2t <sub>SCK</sub> – 5           | 1/2t <sub>SCK</sub> + 5 |      |
|    |                   |                                   | PCS strob              | e timing               |                                   |                         |      |
| 5  | t <sub>PCSC</sub> | PCSx to PCSS<br>time <sup>9</sup> | PCR[SRC]=10b           | 25 pF                  | 13.0                              | —                       | ns   |
| 6  | t <sub>PASC</sub> | PCSS to PCSx time <sup>9</sup>    | PCR[SRC]=10b           | 25 pF                  | 13.0                              | _                       | ns   |
|    |                   | 1                                 | SIN setu               | ıp time                | I                                 | 1                       |      |
| 7  | t <sub>SUI</sub>  | SIN setup time to                 | PCR[SRC]=11b           | 25 pF                  | 29.0                              | _                       | ns   |
|    |                   | SCK                               | PCR[SRC]=10b           | 50 pF                  | 31.0                              | _                       |      |
|    |                   |                                   | PCR[SRC]=01b           | 50 pF                  | 62.0                              | —                       |      |
|    |                   |                                   | SIN hole               | d time                 |                                   |                         |      |
| 8  | t <sub>HI</sub>   | SIN hold time from                | PCR[SRC]=11b           | 0 pF                   | -1.0                              |                         | ns   |
|    |                   | SCK                               | PCR[SRC]=10b           | 0 pF                   | -1.0                              |                         |      |
|    |                   |                                   | PCR[SRC]=01b           | 0 pF                   | -1.0                              |                         |      |
|    |                   |                                   | SOUT data valid tim    | e (after SCK ed        | dge)                              |                         |      |
| 9  | t <sub>SUO</sub>  | SOUT data valid                   | PCR[SRC]=11b           | 25 pF                  | —                                 | 7.0                     | ns   |
|    |                   | time from SCK''                   | PCR[SRC]=10b           | 50 pF                  | —                                 | 8.0                     |      |
|    |                   |                                   | PCR[SRC]=01b           | 50 pF                  | —                                 | 18.0                    |      |
|    |                   | 1                                 | SOUT data hold time    | e (after SCK ec        | lge)                              |                         |      |
| 10 | t <sub>HO</sub>   | SOUT data hold                    | PCR[SRC]=11b           | 25 pF                  | -9.0                              | —                       | ns   |
|    |                   | ume alter SCK                     | PCR[SRC]=10b           | 50 pF                  | -10.0                             | —                       |      |
|    |                   |                                   | PCR[SRC]=01b           | 50 pF                  | -21.0                             | —                       |      |

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

- 2. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous



Figure 33. DSPI CMOS master mode – classic timing, CPHA = 1



Figure 34. DSPI PCS strobe (PCSS) timing (master mode)

#### 3.13.9.1.2 DSPI CMOS Master Mode – Modified Timing Table 44. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1<sup>1</sup>

| <b>"</b> | Symbol           | Characteristic   | Condition              | 2                      | Value  | 3   | Unit |
|----------|------------------|------------------|------------------------|------------------------|--|-----|------|
| #        | Symbol           | Characteristic   | Pad drive <sup>4</sup> | Load (C <sub>L</sub> ) | Min  | Мах |      |
| 1        | t <sub>SCK</sub> | SCK cycle time   | PCR[SRC]=11b           | 25 pF                  | 33.0   | —   | ns   |
|          |                  |                  | PCR[SRC]=10b           | 50 pF                  | 80.0   | _   |      |
|          |                  |                  | PCR[SRC]=01b           | 50 pF                  | 200.0  |     |      |
| 2        | t <sub>CSC</sub> | PCS to SCK delay | PCR[SRC]=11b           | 25 pF                  | (N <sup>5</sup> × t <sub>SYS</sub> <sup>, 6</sup> ) – 16 | _   | ns   |
|          |                  |                  | PCR[SRC]=10b           | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 16$                        | _   |      |
|          |                  |                  | PCR[SRC]=01b           | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 18$                        |     |      |
|          |                  |                  | PCS: PCR[SRC]=01b      | 50 pF                  | $(N^5 \times t_{SYS}^{, 6}) - 45$                        | _   |      |
|          |                  |                  | SCK: PCR[SRC]=10b      |                        |  |     |      |

Table continues on the next page ...



Figure 37. DSPI PCS strobe (PCSS) timing (master mode)

#### 3.13.9.1.3 DSPI LVDS Master Mode – Modified Timing Table 45. DSPI LVDS master timing – full duplex – modified transfer format (MTFE = 1), CPHA = 0 or 1

| <u> </u> | Symbol           | Characteristic              | Conditio               | on <sup>1</sup>                | Value <sup>2</sup>                |                        | Unit |
|----------|------------------|-----------------------------|------------------------|--------------------------------|-----------------------------------|------------------------|------|
| #        | Symbol           | Characteristic              | Pad drive <sup>3</sup> | Load (C <sub>L</sub> )         | Min                               | Max                    |      |
| 1        | t <sub>SCK</sub> | SCK cycle time              | LVDS                   | 15 pF to 25 pF<br>differential | 33.3                              | —                      | ns   |
| 2        | t <sub>CSC</sub> | PCS to SCK delay            | PCS: PCR[SRC]=11b      | 25 pF                          | $(N^4 \times t_{SYS}^{, 5}) - 10$ | —                      | ns   |
|          |                  | (LVDS SCK)                  | PCS: PCR[SRC]=10b      | 50 pF                          | $(N^4 \times t_{SYS}^{, 5}) - 10$ |                        | ns   |
|          |                  |                             | PCS: PCR[SRC]=01b      | 50 pF                          | $(N^4 \times t_{SYS}^{, 5}) - 32$ |                        | ns   |
| 3        | t <sub>ASC</sub> | After SCK delay             | PCS: PCR[SRC]=11b      | PCS: 0 pF                      | $(M^6 \times t_{SYS}^{, 5}) - 8$  |                        | ns   |
|          |                  | (LVDS SCK)                  |                        | SCK: 25 pF                     |                                   |                        |      |
|          |                  |                             | PCS: PCR[SRC]=10b      | PCS: 0 pF                      | $(M^6 \times t_{SYS}^{, 5}) - 8$  | _                      | ns   |
|          |                  |                             |                        | SCK: 25 pF                     |                                   |                        |      |
|          |                  |                             | PCS: PCR[SRC]=01b      | PCS: 0 pF                      | $(M^6 \times t_{SYS}^{, 5}) - 8$  | _                      | ns   |
|          |                  |                             |                        | SCK: 25 pF                     |                                   |                        |      |
| 4        | t <sub>SDC</sub> | SCK duty cycle <sup>7</sup> | LVDS                   | 15 pF to 25 pF<br>differential | 1/2t <sub>SCK</sub> – 2           | 1/2t <sub>SCK</sub> +2 | ns   |
| 7        | t <sub>SUI</sub> |                             |                        | SIN setup time                 |                                   |                        |      |
|          |                  | SIN setup time to SCK       | LVDS                   | 15 pF to 25 pF<br>differential | $23 - (P^9 \times t_{SYS'}, 5)$   | _                      | ns   |
|          |                  | $CPHA = 0^8$                |                        |                                |                                   |                        |      |
|          |                  | SIN setup time to SCK       | LVDS                   | 15 pF to 25 pF<br>differential | 23                                | _                      | ns   |
|          |                  | CPHA = 1 <sup>8</sup>       |                        |                                |                                   |                        |      |
| 8        | t <sub>HI</sub>  |                             |                        | SIN hold time                  | I                                 | I                      |      |
|          |                  | SIN hold time from SCK      | LVDS                   | 0 pF differential              | $-1 + (P^9 \times t_{SYS'})$      | _                      | ns   |
|          |                  | $CPHA = 0^8$                |                        |                                |                                   |                        |      |
|          |                  | SIN hold time from SCK      | LVDS                   | 0 pF differential              | -1                                | _                      | ns   |
|          |                  | CPHA = 1 <sup>8</sup>       |                        |                                |                                   |                        |      |

Table continues on the next page...

# Table 45. DSPI LVDS master timing – full duplex – modified transfer format (MTFE = 1),CPHA = 0 or 1 (continued)

| #  | Symbol           | Characteristic                   | Conditi                               | on <sup>1</sup>                | Value                | 2 <sup>2</sup>                      | Unit |  |
|----|------------------|----------------------------------|---------------------------------------|--------------------------------|----------------------|-------------------------------------|------|--|
| #  | Symbol           | Characteristic                   | Pad drive <sup>3</sup>                | Load (C <sub>L</sub> )         | Min                  | Max                                 |      |  |
| 9  | t <sub>SUO</sub> |                                  | SOUT data valid time (after SCK edge) |                                |                      |                                     |      |  |
|    |                  | SOUT data valid time from SCK    | LVDS                                  | 15 pF to 25 pF<br>differential |                      | 7.0 + t <sub>SYS</sub> <sup>5</sup> | ns   |  |
|    |                  | CPHA = 0 <sup>10</sup>           |                                       |                                |                      |                                     |      |  |
|    |                  | SOUT data valid time from SCK    | LVDS                                  | 15 pF to 25 pF<br>differential |                      | 7.0                                 | ns   |  |
|    |                  | CPHA = 1 <sup>10</sup>           |                                       |                                |                      |                                     |      |  |
| 10 | t <sub>HO</sub>  |                                  | SOUT dat                              | a hold time (after             | SCK edge)            |                                     |      |  |
|    |                  | SOUT data hold<br>time after SCK | LVDS                                  | 15 pF to 25 pF<br>differential | $-7.5 + t_{SYS}^{5}$ | —                                   | ns   |  |
|    |                  | CPHA = 0 <sup>10</sup>           |                                       |                                |                      |                                     |      |  |
|    |                  | SOUT data hold time after SCK    | LVDS                                  | 15 pF to 25 pF<br>differential | -7.5                 | _                                   | ns   |  |
|    |                  | CPHA = 1 <sup>10</sup>           |                                       |                                |                      |                                     |      |  |

- 1. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 2. All timing values for output signals in this table are measured to 50% of the output voltage.
- 3. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 5. t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min tSYS = 10 ns).
- 6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 7. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and LVDS differential voltage =  $\pm 100$  mV.
- P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI\_MCR[SMPL\_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.
- 10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 40. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1

## 3.13.10 FEC timing

## 3.13.10.1 MII receive signal timing (RXD[3:0], RX\_DV, and RX\_CLK)

The receiver functions correctly up to a RX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX\_CLK frequency.

| Symbol | Characteristic                  | Va  | lue | Unit          |  |
|--------|---------------------------------|-----|-----|---------------|--|
| Symbol |                                 | Min | Мах | Onit          |  |
| M1     | RXD[3:0], RX_DV to RX_CLK setup | 5   | —   | ns            |  |
| M2     | RX_CLK to RXD[3:0], RX_DV hold  | 5   | —   | ns            |  |
| M3     | RX_CLK pulse width high         | 35% | 65% | RX_CLK period |  |
| M4     | RX_CLK pulse width low          | 35% | 65% | RX_CLK period |  |

Table 48. MII receive signal timing<sup>1</sup>

1. All timing specifications valid to the pad input levels defined in I/O pad current specifications.

 $R_{\rm \theta JA} = R_{\rm \theta JC} + R_{\rm \theta CA}$ 

where:

 $R_{\Theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\Theta JC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\Theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-toboard thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

$$T_J = T_T + \left(\Psi_{\rm JT} x P_D\right)$$

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately