# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BGA
Supplier Device Package	416-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777ck3mme3r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Parameter	Conditions		Unit		
Symbol			Min	Тур	Max	
V <sub>STBY_BO</sub>	Standby RAM brownout flag trip point voltage	—	_	_	0.9 <sup>12</sup>	V
V <sub>RL_SD</sub>	SDADC ground reference voltage	—		V <sub>SSA_SD</sub>		V
V <sub>DDA_SD</sub>	SDADC supply voltage <sup>13</sup>	-	4.5	—	5.5	V
V <sub>DDA_EQA/B</sub>	eQADC supply voltage	—	4.75	—	5.25	V
V <sub>RH_SD</sub>	SDADC reference	—	4.5	V <sub>DDA_SD</sub>	5.5	V
$V_{DDA_SD} - V_{RH_SD}$	SDADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_SD} - V_{RL\_SD}$	V <sub>RL_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RH_EQ</sub>	eQADC reference	—	4.75	—	5.25	V
V <sub>DDA_EQA/B</sub> – V <sub>RH_EQ</sub>	eQADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_EQ} - V_{RL\_EQ}$	V <sub>RL_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA_{EQ}} - V_{SS}$	V <sub>SSA_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA\_SD} - V_{SS}$	V <sub>SSA_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RAMP</sub>	Slew rate on power supply pins	—	—	—	100	V/ms
		Current				
I <sub>IC</sub>	DC injection current (per pin) <sup>14,</sup> 15, 16	Digital pins and analog pins	-3.0	_	3.0	mA
I <sub>MAXSEG</sub>	Maximum current per power segment <sup>17, 18</sup>	—	-80		80	mA

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T<sub>J</sub> must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to  $V_{DDEH1}$ .
- 10. When internal flash memory regulator is used:
  - Flash memory read operation is supported for a minimum  $V_{DDPMC}$  value of 3.15 V.
  - Flash memory read, program, and erase operations are supported for a minimum V<sub>DDPMC</sub> value of 3.5 V.

When flash memory power is supplied externally ( $V_{DDPMC}$  shorted to  $V_{DDFLA}$ ): The  $V_{DDPMC}$  range must be within the limits specified for LVD\_FLASH and HVD\_FLASH monitoring. Table 29 provides the monitored LVD\_FLASH and HVD\_FLASH limits.

- 11. If the standby RAM regulator is not used, the  $V_{STBY}$  supply input pin must be tied to ground.
- 12. V<sub>STBY\_BO</sub> is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V<sub>STBY\_BO</sub> maximum value.

- 1. I<sub>DD</sub> measured on an application-specific pattern with all cores enabled at full frequency, T<sub>J</sub> = 40°C to 150°C. Flash memory program/erase current on the V<sub>DD</sub> supply not included.
- 2. This value is considering the use of the internal core regulator with the simulation of an external transistor with the minimum value of  $h_{FE}$  of 60.
- 3. This bandgap reference is for EQADC calibration and Temperature Sensors.

# 3.6 I/O pad specifications

Input-only pads

The following table describes the different pad types on the chip.

Pad type	Description
General-purpose I/O pads	General-purpose I/O and EBI data bus pads with four selectable output slew rate settings; also called SR pads
EBI pads	Provide necessary speed for fast external memory interfaces on the EBI CLKOUT, address, and control signals; also called FC pads
LVDS pads	Low Voltage Differential Signal interface pads

Low-input-leakage pads that are associated with the ADC channels

### Table 5. I/O pad specification descriptions

## NOTE

Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin.

## NOTE

Throughout the I/O pad specifications, the symbol  $V_{DDEx}$  represents all  $V_{DDEx}$  and  $V_{DDEHx}$  segments.

## 3.6.1 Input pad specifications

Table 6 provides input DC electrical characteristics as described in Figure 4.

1. PCR[DSC] values refer to the setting of that register field in the SIU.

# 3.6.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segments. Each I/O supply segment is associated with a  $V_{DDEx}$  supply segment.

Table 11 provides I/O consumption figures.

To ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{MAXSEG}$  value given in Table 1.

To ensure device functionality, the average current of the I/O on a single segment should remain below the  $I_{MAXSEG}$  value given in Table 3.

## NOTE

The MPC5777C I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel® file attached to the Reference Manual. In the spreadsheet, select the I/O Signal Table tab.

Symbol	Parameter	Conditions	Value			Unit
Symbol		Conditions	Min	Тур	Max	
I <sub>AVG_GPIO</sub>	Average I/O current for GPIO pads	C <sub>L</sub> = 25 pF, 2 MHz	—	—	0.42	mA
	(per pad)	$V_{DDEx} = 5.0 V \pm 10\%$				
		C <sub>L</sub> = 50 pF, 1 MHz	—	—	0.35	
		$V_{DDEx} = 5.0 V \pm 10\%$				
I <sub>AVG_EBI</sub>	Average I/O current for external bus output pins (per pad)	$C_{DRV} = 10 \text{ pF}, f_{EBI} = 66 \text{ MHz}$	—		9	mA
		$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 20 \text{ pF}, \text{ f}_{EBI} = 66 \text{ MHz}$	—		18	
		$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 30 \text{ pF}, f_{EBI} = 66 \text{ MHz}$	—	—	30	
		$V_{DDEx} = 3.3 V \pm 10\%$				

Table 11. I/O consumption

# 3.7 Oscillator and PLL electrical specifications

The on-chip dual PLL—consisting of the peripheral clock and reference PLL (PLL0) and the frequency-modulated system PLL (PLL1)—generates the system and auxiliary clocks from the main oscillator driver.



Figure 6. PLL integration

# 3.7.1 PLL electrical specifications

### Table 12. PLL0 electrical characteristics

Symbol	Doromotor	Conditions	Value			Unit
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>PLLOIN</sub>	PLL0 input clock <sup>1, 2</sup>	—	8	—	44	MHz
Δ <sub>PLL0IN</sub>	PLL0 input clock duty cycle <sup>2</sup>	—	40	_	60	%
f <sub>PLL0VCO</sub>	PLL0 VCO frequency	—	600	_	1250	MHz
f <sub>PLL0PHI</sub>	PLL0 output frequency	—	4.762		200	MHz
t <sub>PLL0LOCK</sub>	PLL0 lock time	—		_	110	μs
Δ <sub>PLL0PHISPJ</sub>	PLL0_PHI single period jitter	f <sub>PLL0PHI</sub> = 200 MHz, 6-sigma			200	ps
	f <sub>PLL0IN</sub> = 20 MHz (resonator)					
Δ <sub>PLL0PHI1SPJ</sub>	PLL0_PHI1 single period jitter	f <sub>PLL0PHI1</sub> = 40 MHz, 6-sigma	_	_	300 <sup>3</sup>	ps
	f <sub>PLL0IN</sub> = 20 MHz (resonator)					
Δ <sub>PLL0LTJ</sub>	PLL0 output long term jitter <sup>3</sup>	10 periods accumulated jitter (80 MHz	_	_	±250	ps
	f <sub>PLL0IN</sub> = 20 MHz (resonator),	equivalent frequency), 6-sigma pk-pk				
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	±300	ps
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I <sub>PLL0</sub>	PLL0 consumption	FINE LOCK state	—	—	7.5	mA

 f<sub>PLLOIN</sub> frequency must be scaled down using PLLDIG\_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8 MHz to 20 MHz.

2. PLLOIN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.

3. Noise on the V<sub>DD</sub> supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V<sub>DD</sub> supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

Symbol	Parameter	Conditions		Unit		
Symbol	Faranieter	Conditions	Min	Тур	Max	Onit
f <sub>PLL1IN</sub>	PLL1 input clock <sup>1</sup>	—	38	—	78	MHz
Δ <sub>PLL1IN</sub>	PLL1 input clock duty cycle <sup>1</sup>	—	35		65	%
f <sub>PLL1VCO</sub>	PLL1 VCO frequency	—	600	_	1250	MHz
f <sub>PLL1PHI</sub>	PLL1 output clock PHI	—	4.762	—	264	MHz
t <sub>PLL1LOCK</sub>	PLL1 lock time	—	—		100	μs
Δ <sub>PLL1PHISPJ</sub>	PLL1_PHI single period peak-to- peak jitter	f <sub>PLL1PHI</sub> = 200 MHz, 6- sigma	_	_	500 <sup>2</sup>	ps
f <sub>PLL1MOD</sub>	PLL1 modulation frequency	—	—		250	kHz
δ <sub>PLL1MOD</sub>	PLL1 modulation depth (when	Center spread	0.25	_	2	%
	enabled)	Down spread	0.5		4	%
I <sub>PLL1</sub>	PLL1 consumption	FINE LOCK state	—	—	6	mA

Table 13. PLL1 electrical characteristics

1. PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when using internal PLL0 or external oscillator in functional mode.

2. Noise on the V<sub>DD</sub> supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V<sub>DD</sub> supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

# 3.7.2 Oscillator electrical specifications

## NOTE

All oscillator specifications in Table 14 are valid for  $V_{DDEH6} = 3.0 \text{ V}$  to 5.5 V.

## Table 14. External oscillator (XOSC) electrical specifications

Symbol	Devemeter	Conditions	Va	Unit	
Symbol	Farameter	Conditions	Min	Мах	Unit
f <sub>XTAL</sub>	Crystal frequency range	_	8	40	MHz
t <sub>cst</sub>	Crystal start-up time <sup>1, 2</sup>	T <sub>J</sub> = 150 °C	_	5	ms
t <sub>rec</sub>	Crystal recovery time <sup>3</sup>		_	0.5	ms
VIHEXT	EXTAL input high voltage (external reference)	V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub>	V <sub>REF</sub> + 0.6	_	V
V <sub>ILEXT</sub>	EXTAL input low voltage (external reference)	V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub>	_	V <sub>REF</sub> – 0.6	V
C <sub>S_EXTAL</sub>	Total on-chip stray capacitance on EXTAL pin <sup>4</sup>	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.1	2.8	
C <sub>S_XTAL</sub>	Total on-chip stray capacitance on XTAL pin <sup>4</sup>	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.2	2.9	
9 <sub>m</sub>	Oscillator transconductance <sup>5</sup>	Low	3	10	mA/V
		Medium	10	27	
		High	12	35	

Table continues on the next page ...

## 3.8.1 Enhanced Queued Analog-to-Digital Converter (eQADC) Table 17. eQADC conversion specifications (operating)

Min         Max         Min         Max           f <sub>ADCLK</sub> ADC Clock (ADCLK) Frequency         2         33         MHz           CC         Conversion Cycles         2 + 13         128 + 15         ADCLK cycles           TSR         Stop Mode Recovery Time <sup>1</sup> 10         —         µs           —         Resolution <sup>2</sup> 1.25         —         mV           INL         16.5 MHz eQADC clock <sup>3</sup> -4         4         LSB <sup>4</sup> DNL:         33 MHz eQADC clock <sup>3</sup> -3         3         LSB           DNL         33 MHz eQADC clock <sup>3</sup> -3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           GAINNC         Full Scale Gain Error without Calibration         -8         8         LSB           GAINWC         Full Scale Gain Error with Calibration         -4         4         Counts           Inv         Disruptive Input Injection Current <sup>6, 1, 7, 8</sup> -3         3         mA           GAINWCA1         Variable gain amplifier accuracy (gain = 1) <sup>15</sup> -         -         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         <	Symbol	Parameter	Va	llnit	
f <sub>ADCLK</sub> ADC Clock (ADCLK) Frequency         2         33         MHz           CC         Conversion Cycles         2 + 13         128 + 15         ADCLK cycles           T <sub>SR</sub> Stop Mode Recovery Time <sup>1</sup> 10         —         µs           mesolution <sup>2</sup> 1.25         —         mV           INL         16.5 MHz eQADC clock <sup>3</sup> -4         4         LSB <sup>4</sup> DNL         INL: 16.5 MHz eQADC clock <sup>3</sup> -3         3         LSB           DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> -3         3         LSB           OFFNC         Offset Error without Calibration         0         1400         LSB           OFFWC         Offset Error with Calibration         -8         8         LSB           GAINVC         Full Scale Gain Error with Calibration         -150         0         LSB           GAINWC         Full Scale Gain Error with Calibration         -8         8         LSB           Incremental Error with Calibration         -4         4         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)         —         44         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -<	Symbol		Min	Max	
$\begin{array}{c c c c c c } CC & Conversion Cycles & 2 + 13 & 128 + 15 & ADCLK cycles \\ \hline T_{SR} & Stop Mode Recovery Time^1 & 10 & - & \mus \\ \hline Resolution^2 & 1.25 & - & mV \\ \hline INL & Resolution^2 & 1.25 & - & mV \\ \hline INL & 16.5 MHz eQADC clock^3 & -4 & 4 & LSB^4 \\ \hline INL : 33 MHz eQADC clock^3 & -6 & 6 & LSB \\ \hline DNL & DNL & 16.5 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline DNL & 30 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline DNL & 30 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline OFFNC & Offset Error with calibration & 0 & 140 & LSB \\ \hline OFFWC & Offset Error with calibration & -8 & 8 & LSB \\ \hline GAINNC & Full Scale Gain Error with calibration & -8 & 8 & LSB \\ \hline I_{NJ} & Disruptive Input Injection Current6, 1, 7, 8 & -3 & 3 & mA \\ \hline E_{NJ} & Incremental Error with calibration & -8 & 8 & Counts \\ \hline TUE & TUE value^{11, 12} (with calibration current6, 10 & - & +4 & Counts \\ \hline TUE & TUE value^{11, 12} (with calibration) & - & 48 & Counts \\ \hline GAINNCA & Variable gain amplifier accuracy (gain = 1)^{13} & - & - & Counts^{15} \\ \hline INL, 16.5 MHz ADC & -3^{14} & 3^{14} & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3^{14} & 3^{14} & \\ \hline GAINNGA & Variable gain amplifier accuracy (gain = 2)^{13} & - & - & Counts \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 13 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL & MHz ADC & -4 & 4 & \\ \hline DNL & ADR & Reference voltage current consumption per EQADC & - & & 200 & \muA \\ \hline \end{array}$	f <sub>ADCLK</sub>	ADC Clock (ADCLK) Frequency	2	33	MHz
$\begin{array}{ c c c c c }\hline T_{SR} & Stop Mode Recovery Time1 & 10 & & \mus \\ \hline Resolution2 & 1.25 & & mV \\ \hline INL & Resolution2 & 1.25 & & mV \\ \hline INL & 16.5 MHz eQADC clock3 & -4 & 4 & LSB4 \\ \hline INL & 33 MHz eQADC clock3 &6 & 6 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline OFFNC & Offset Error with Calibration & 0 & 140 & LSB \\ \hline OFFWC & Offset Error with Calibration & -8 & 8 & LSB \\ \hline GAINNC & Full Scale Gain Error without Calibration & -8 & 8 & LSB \\ \hline GAINWC & Full Scale Gain Error with Calibration & -8 & 8 & LSB \\ \hline InJ & Disruptive Input Injection Current6, 7, 8 & -3 & 3 & mA \\ \hline E_{nVI & Incremental Error due to injection current6, 10 & & 44 & Counts \\ \hline TUE & TUE value11, 12 (with calibration) & & 48 & Counts \\ \hline GAINVGA1 & Variable gain amplifier accuracy (gain = 1)^{13} & - & - & Counts^{15} \\ INL, 16.5 MHz ADC & -3 & 3 & & Counts^{15} \\ INL, 16.5 MHz ADC & -3 & 3 & & Counts \\ \hline MINL, 33 MHz ADC & -3^{14} & 3^{14} & & Counts \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)^{13} & - & - & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -4 & 4 & & & & & & & & & & & & & &$	CC	Conversion Cycles	2 + 13	128 + 15	ADCLK cycles
$ \begin{array}{ c c c c c } \hline$	T <sub>SR</sub>	Stop Mode Recovery Time <sup>1</sup>	10	_	μs
INL         INL: 16.5 MHz eQADC clock <sup>3</sup> 4         4         LSB <sup>4</sup> INL: 33 MHz eQADC clock <sup>3</sup> 6         6         LSB           DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error with calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINVC         Full Scale Gain Error with Calibration        8         8         LSB           GAINVC         Full Scale Gain Error with Calibration        8         8         LSB           I <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 8</sup> 3         3         mA           TUE         TUE value <sup>11, 12</sup> (with calibration)          +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3         3         Ma         -           INL, 33 MHz ADC        3         3         -         -           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -<		Resolution <sup>2</sup>	1.25	_	mV
INL: 33 MHz eQADC clock <sup>3</sup> 6         6         LSB           DNL:         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL:         30 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error without Calibration        8         8         LSB           GAINNC         Full Scale Gain Error without Calibration        8         8         LSB           GAINNC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>6, 7, 8</sup> 3         3         mA           TUE         TUE value <sup>11, 12</sup> (with calibration)          +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> -         Counts <sup>15</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> -         Counts         -           GAINVGA2	INL	INL: 16.5 MHz eQADC clock <sup>3</sup>	-4	4	LSB <sup>4</sup>
DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>5, 7, 7, 8</sup> 3         3         mA           EINJ         Disruptive Input Injection current <sup>6, 7, 7, 8</sup> 3         3         mA           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> -         -           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3         3         -         -         Counts		INL: 33 MHz eQADC clock <sup>3</sup>	-6	6	LSB
DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINNC         Full Scale Gain Error without Calibration        150         0         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>9, 10</sup> 4         4         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)          +44         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> -         -         Counts           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts	DNL	DNL: 16.5 MHz eQADC clock <sup>3</sup>	-3	3	LSB
OFFNCOffset Error without Calibration0140LSBOFFWCOffset Error with Calibration88LSBGAINNCFull Scale Gain Error with Calibration1500LSBGAINWCFull Scale Gain Error with Calibration88LSB $I_{NN}$ Disruptive Input Injection Current <sup>6, 6, 7, 8</sup> 33mAEINJIncremental Error due to injection current <sup>9, 10</sup> ++4CountsTUETUE value <sup>11, 12</sup> (with calibration)+±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-444INL, 33 MHz ADC3 <sup>144</sup> 3 <sup>14</sup> -ONL, 33 MHz ADC3 <sup>144</sup> 3 <sup>14</sup> GAINVGA2Variable gain amplifier accuracy (gain = 2) <sup>13</sup> CountsGAINVGA2Variable gain amplifier accuracy (gain = 2) <sup>13</sup> CountsINL, 16.5 MHz ADC33INL, 16.5 MHz ADC38INL, 16.5 MHz ADC44INL, 16.5 MHz		DNL: 33 MHz eQADC clock <sup>3</sup>	-3	3	LSB
OFFWCOffset Error with Calibration88LSBGAINNCFull Scale Gain Error with Calibration1500LSBGAINWCFull Scale Gain Error with Calibration88LSBI <sub>NJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 9</sup> 33mAE <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +4CountsTUETUE value <sup>11, 12</sup> (with calibration)±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-44	OFFNC	Offset Error without Calibration	0	140	LSB
GAINNCFull Scale Gain Error without Calibration-1500LSBGAINWCFull Scale Gain Error with Calibration88LSBI <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 9</sup> 33mAE <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +4CountsTUETUE value <sup>11, 12</sup> (with calibration)±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-44INL, 33 MHz ADC88DNL, 33 MHz ADC3143 <sup>14</sup> ONL, 33 MHz ADC3143 <sup>14</sup> INL, 16.5 MHz ADC55INL, 16.5 MHz ADC313INL, 33 MHz ADC55INL, 33 MHz ADC88DNL, 33 MHz ADC33INL, 33 MHz ADC33INL, 33 MHz ADC33INL, 16.5 MHz ADC-77-CountsINL, 16.5 MHz ADC-88INL, 16.5 MHz ADC-77INL, 33 MHz ADC-88INL, 33 MHz ADC-44INL, 33 MHz ADC-44INL, 33 MHz ADC-44<	OFFWC	Offset Error with Calibration	-8	8	LSB
GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           I <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 8</sup> 3         3         mA           E <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +44         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)          ±8         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -44         4          Incremental Error due to injection current <sup>9, 10</sup> 4         4           INL, 16.5 MHz ADC        4         4         4         Counts <sup>15</sup> Incremental Error due to counts <sup>15</sup> Incremental Error due to injection current <sup>9, 10</sup> 4         4         4           INL, 16.5 MHz ADC        4         4         314	GAINNC	Full Scale Gain Error without Calibration	-150	0	LSB
$\begin{tabular}{ l NJ l l l l l l l l l l l l l l l l l $	GAINWC	Full Scale Gain Error with Calibration	-8	8	LSB
$\begin{array}{ c c c c c }\hline E_{INJ} & Incremental Error due to injection current9, 10 & & +4 & Counts \\ \hline TUE & TUE value11, 12 (with calibration) & & \pm8 & Counts \\ \hline GAINVGA1 & Variable gain amplifier accuracy (gain = 1)13 & - & - & Counts15 \\ INL, 16.5 MHz ADC & -4 & 4 & \\ INL, 33 MHz ADC & -8 & 8 & \\ DNL, 16.5 MHz ADC & -314 & 314 & \\ DNL, 33 MHz ADC & -314 & 314 & \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -314 & 314 & \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -3 & 5 & \\ INL, 33 MHz ADC & -8 & 8 & \\ DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline GAINVGA4 & Variable gain amplifier accuracy (gain = 4)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -7 & 7 & \\ INL, 33 MHz ADC & -8 & 8 & \\ \hline DNL, 16.5 MHz ADC & -7 & 7 & \\ INL, 33 MHz ADC & -8 & 8 & \\ \hline DNL, 16.5 MHz ADC & -4 & 4 & \\ \hline IADC & Current consumption per ADC (two ADCs per EQADC) & - & 10 & mA \\ \hline I_{ADR} & Reference voltage current consumption per EQADC & - & 200 & \muA \\ \hline \end{array}$	I <sub>INJ</sub>	Disruptive Input Injection Current <sup>5, 6, 7, 8</sup>	-3	3	mA
TUE         TUE value <sup>11, 12</sup> (with calibration)          ±8         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -4         4         4         1000000000000000000000000000000000000	E <sub>INJ</sub>	Incremental Error due to injection current <sup>9, 10</sup>	—	+4	Counts
GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -4         4         4         4           INL, 33 MHz ADC         -8         8         7-3 <sup>14</sup> 3 <sup>14</sup> DNL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         5         5           INL, 33 MHz ADC         -8         8         8         -         4           DNL, 16.5 MHz ADC         -3         3         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         7         -         -           INL, 33 MHz ADC         -8         8         -         -         4           DNL, 16.5 MHz ADC <t< td=""><td>TUE</td><td>TUE value<sup>11, 12</sup> (with calibration)</td><td>—</td><td>±8</td><td>Counts</td></t<>	TUE	TUE value <sup>11, 12</sup> (with calibration)	—	±8	Counts
INL, 16.5 MHz ADC        4         4           INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -           INL, 16.5 MHz ADC         -5         5         INL, 33 MHz ADC           INL, 16.5 MHz ADC         -5         5         INL, 33 MHz ADC           INL, 33 MHz ADC         -8         8         INL           DNL, 16.5 MHz ADC         -3         3         INL           DNL, 16.5 MHz ADC         -3         3         INL           DNL, 33 MHz ADC         -3         3         INL           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         INL, 33 MHz ADC         -         8           DNL, 16.5 MHz ADC         -4         4         INL, 33 MHz ADC         -         4         INL, 33 MHz ADC         -         10         MA         IADR	GAINVGA1	Variable gain amplifier accuracy (gain = 1) <sup>13</sup>	-	-	Counts <sup>15</sup>
INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -           INL, 16.5 MHz ADC        5         5         5           INL, 33 MHz ADC        5         5         5           INL, 33 MHz ADC        8         8         8           DNL, 16.5 MHz ADC        3         3         -           DNL, 33 MHz ADC        3         3         -           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC        7         7         7         -           INL, 33 MHz ADC        8         8         8         -           DNL, 16.5 MHz ADC        4         4         -         -           DNL, 33 MHz ADC        4         4         -         -           IADC         Current consumption per ADC (two ADCs per EQADC)          10         mA <tr< td=""><td></td><td>INL, 16.5 MHz ADC</td><td>-4</td><td>4</td><td></td></tr<>		INL, 16.5 MHz ADC	-4	4	
DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         14         14           DNL, 33 MHz ADC         -5         5         5         14         14           DNL, 16.5 MHz ADC         -5         5         5         14         14           DNL, 33 MHz ADC         -8         8         6         14         14           DNL, 33 MHz ADC         -3         3         14         14         14           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -7         7         7         14         14           DNL, 33 MHz ADC         -4         4         4         14         14         14           IADC         Current consumption per ADC (two ADCs per EQADC)         -         10         mA           IADR         Reference voltage current consumption pe		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         1000000000000000000000000000000000000		DNL, 16.5 MHz ADC	-3 <sup>14</sup>	3 <sup>14</sup>	
GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         5           INL, 33 MHz ADC         -8         8         -         -         8           DNL, 16.5 MHz ADC         -3         3         -         -         -         -           DNL, 33 MHz ADC         -3         3         -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -7         7         7         -           INL, 16.5 MHz ADC         -8         8         -         -           INL, 16.5 MHz ADC         -7         7         -         -           INL, 33 MHz ADC         -8         8         - <td></td> <td>DNL, 33 MHz ADC</td> <td>-3<sup>14</sup></td> <td>3<sup>14</sup></td> <td></td>		DNL, 33 MHz ADC	-3 <sup>14</sup>	3 <sup>14</sup>	
INL, 16.5 MHz ADC        5         5           INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3         3           DNL, 33 MHz ADC        3         3           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -           INL, 33 MHz ADC         -7         7         Counts           INL, 33 MHz ADC        8         8            INL, 16.5 MHz ADC         -7         7            INL, 33 MHz ADC        8         8            DNL, 16.5 MHz ADC        8         8            DNL, 33 MHz ADC         -4         4            INL, 33 MHz ADC         -4         4            IADC         Current consumption per ADC (two ADCs per EQADC)          10         mA           IADR         Reference voltage current consumption per EQADC          200         µA	GAINVGA2	Variable gain amplifier accuracy (gain = 2) <sup>13</sup>	-	-	Counts
INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3         3           DNL, 33 MHz ADC        3         3           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         7         1           INL, 33 MHz ADC         -8         8         8         -           INL, 16.5 MHz ADC         -8         8         1         -           DNL, 16.5 MHz ADC         -4         4         4         - <td></td> <td>INL, 16.5 MHz ADC</td> <td>-5</td> <td>5</td> <td></td>		INL, 16.5 MHz ADC	-5	5	
DNL, 16.5 MHz ADC33DNL, 33 MHz ADC33GAINVGA4Variable gain amplifier accuracy (gain = 4) <sup>13</sup> INL, 16.5 MHz ADC-777INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44INL, 33 MHz ADC44INL, 33 MHz ADC44INL, 36 MHz ADC44INL, 37 MHz ADC44INL, 38 MHz ADC44INL, 38 MHz ADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC33GAINVGA4Variable gain amplifier accuracy (gain = 4)13CountsINL, 16.5 MHz ADC-777INL, 33 MHz ADC88-DNL, 16.5 MHz ADC44-DNL, 33 MHz ADC44-INL, 33 MHz ADC44-DNL, 16.5 MHz ADC44-INL, 33 MHz ADC44-IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA		DNL, 16.5 MHz ADC	-3	3	
GAINVGA4Variable gain amplifier accuracy (gain = 4)^{13}CountsINL, 16.5 MHz ADC $-77$ 77INL, 33 MHz ADC $-8$ 8-DNL, 16.5 MHz ADC $-4$ 4DNL, 33 MHz ADC $-4$ 4INL, 33 MHz ADC $-4$ 4IADCCurrent consumption per ADC (two ADCs per EQADC) $-10$ mAIADRReference voltage current consumption per EQADC $-200$ $\mu$ A		DNL, 33 MHz ADC	-3	3	
INL, 16.5 MHz ADC77INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44IADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA	GAINVGA4	Variable gain amplifier accuracy (gain = 4) <sup>13</sup>	-	-	Counts
INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200μA		INL, 16.5 MHz ADC	-7	7	
DNL, 16.5 MHz ADC    4     4       DNL, 33 MHz ADC    4     4       I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)      10     mA       I <sub>ADR</sub> Reference voltage current consumption per EQADC      200     µA		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC    4     4       I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)      10     mA       I <sub>ADR</sub> Reference voltage current consumption per EQADC      200     µA		DNL, 16.5 MHz ADC	-4	4	
I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)         —         10         mA           I <sub>ADR</sub> Reference voltage current consumption per EQADC         —         200         μA		DNL, 33 MHz ADC	-4	4	
I <sub>ADR</sub> Reference voltage current consumption per EQADC – 200 μA	I <sub>ADC</sub>	Current consumption per ADC (two ADCs per EQADC)	_	10	mA
	I <sub>ADR</sub>	Reference voltage current consumption per EQADC	_	200	μA

1. Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

At V<sub>RH\_EQ</sub> – V<sub>RL\_EQ</sub> = 5.12 V, one count = 1.25 mV without using pregain. Based on 12-bit conversion result; does not account for AC and DC errors

- 3. INL and DNL are tested from V<sub>RL</sub> + 50 LSB to V<sub>RH</sub> 50 LSB.
- 4. At  $V_{RH_{EQ}} V_{RL_{EQ}} = 5.12 \text{ V}$ , one LSB = 1.25 mV.

Symbol	Parameter	Conditions		Unit		
Symbol			Min	Тур	Мах	Onic
SNR <sub>DIFF150</sub>	Signal to noise ratio in	$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	80	_	—	dB
	differential mode, 150 Ksps output rate	$V_{RH_{SD}} = V_{DDA_{SD}}$				
		GAIN = 1				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	77			
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		GAIN = 2				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	74	_		
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 4				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	71	_	_	
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		GAIN = 8				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	68	—	—	
		$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 16				
SNR <sub>DIFF333</sub>	Signal to noise ratio in	$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	71	—	_	dB
	Ksps output rate	$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 1				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	70	—	—	
		$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 2				
		$4.5 \text{ V} < \text{V}_{\text{DDA}SD} < 5.5 \text{ V}^{8, 9}$	68		—	
		$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 4				
		$4.5 \text{ V} < \text{V}_{\text{DDA}_{\text{SD}}} < 5.5 \text{ V}^{8, 9}$	65	—	—	
		$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 8				
		4.5 V < V <sub>DDA_SD</sub> < 5.5 V <sup>8, 9</sup>	62			
		$V_{RH\_SD} = V_{DDA\_SD}$				
		GAIN = 16				

## Table 18. SDADC electrical specifications (continued)

Table continues on the next page ...

Some further latency may be added by the target module (core, DMA, interrupt) controller to process the data received from the SDADC module.

16. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.

# 3.9 Temperature Sensor

The following table describes the Temperature Sensor electrical characteristics.

Table 19. Temperature Sensor electrical characteristics

Symbol	Parameter	Conditions		Unit		
		Conditions	Min	Тур	Мах	Onit
—	Temperature monitoring range	—	-40	—	150	°C
T <sub>SENS</sub>	Sensitivity	—	—	5.18	—	mV/°C
T <sub>ACC</sub>	Accuracy	–40°C < T <sub>J</sub> < 150°C	-5	—	5	°C
I <sub>TEMP_SENS</sub>	V <sub>DDA_EQA</sub> power supply current, per Temp Sensor	_	_		700	μA

# 3.10 LVDS Fast Asynchronous Serial Transmission (LFAST) pad electrical characteristics

The LFAST pad electrical characteristics apply to the SIPI interface on the chip. The same LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.

The following table describes the supply stability capacitances required on the device for proper operation.

Symbol	Parameter	Conditiono		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	
C <sub>LV</sub>	Minimum V <sub>DD</sub> external bulk capacitance <sup>2, 3</sup>	LDO mode	4.7	—	_	μF
		SMPS mode	22		_	μF
C <sub>SMPSPWR</sub>	Minimum SMPS driver supply capacitance	—	22		_	μF
C <sub>HV_PMC</sub>	Minimum V <sub>DDPMC</sub> external bulk capacitance <sup>4, 5</sup>	LDO mode	22	_	_	μF
		SMPS mode	22		_	μF
C <sub>HV_IO</sub>	Minimum V <sub>DDEx</sub> /V <sub>DDEHx</sub> external capacitance <sup>2</sup>	—	—	4.7 <sup>6</sup>	_	μF
C <sub>HV_FLA</sub>	Minimum V <sub>DD_FLA</sub> external capacitance <sup>7</sup>	_	1.0	2.0	_	μF
C <sub>HV_ADC_EQA/B</sub>	Minimum V <sub>DDA_EQA/B</sub> external capacitance <sup>8</sup>	—	0.01		_	μF
C <sub>REFEQ</sub>	Minimum REF <sub>BYPCA/B</sub> external capacitance <sup>9</sup>	—	0.01	_	_	μF
C <sub>HV_ADC_SD</sub>	Minimum V <sub>DDA_SD</sub> external capacitance <sup>10</sup>	—	1.0	2.2		μF

Table 28. Device power supply integration

1. See Figure 14 for capacitor integration.

- 2. Recommended X7R or X5R ceramic low ESR capacitors, ±15% variation over process, voltage, temperature, and aging.
- 3. Each V<sub>DD</sub> pin requires both a 47 nF and a 0.01 µF capacitor for high-frequency bypass and EMC requirements.
- 4. Recommended X7R or X5R ceramic low ESR capacitors, ±15% variation over process, voltage, temperature, and aging.
- 5. Each V<sub>DDPMC</sub> pin requires both a 47 nF and a 0.01 µF capacitor for high-frequency bypass and EMC requirements.
- 6. The actual capacitance should be selected based on the I/O usage in order to keep the supply voltage within its operating range.
- 7. The recommended flash regulator composition capacitor is 2.0  $\mu$ F typical X7R or X5R, with -50% and +35% as min and max. This puts the min cap at 0.75  $\mu$ F.
- For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 μF between V<sub>DDA\_EQA/B</sub> and V<sub>SSA\_EQ</sub>.
- 9. For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 µF between REF<sub>BYPCA/B</sub> and V<sub>SS</sub>.
- 10. For noise filtering it is recommended to add a high frequency bypass capacitance of 0.1 μF between V<sub>DDA\_SD</sub> and V<sub>SSA\_SD</sub>.

# 3.11.3 Device voltage monitoring

The LVD/HVDs for the device and their levels are given in the following table. Voltage monitoring threshold definition is provided in the following figure.

## Table 29. Voltage monitor electrical characteristics<sup>1, 2</sup> (continued)

				Configuration			Value			
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit	
POR_HV	HV V <sub>DDPMC</sub> supply power	Rising voltage (powerup)	N/A	No	Enab.	2444	2600	2756	mV	
	on reset threshold	Falling voltage (power down)				2424	2580	2736		
LVD_HV	HV internal V <sub>DDPMC</sub> supply	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV	
	low voltage monitoring	Falling voltage (untrimmed)				2922	3010	3099		
		Rising voltage (trimmed)				2946	3010	3066		
		Falling voltage (trimmed)				2934	2998	3044		
HVD_HV	HV internal V <sub>DDPMC</sub> supply I high voltage monitoring	Rising voltage	4bit	Yes	Disab.	5696	5860	5968	mV	
		Falling voltage				5666	5830	5938		
LVD_FLASH	SH FLASH supply low voltage I monitoring <sup>6</sup>	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV	
		Falling voltage (untrimmed)				2922	3010	3099		
		Rising voltage (trimmed)				2956	3010	3053		
		Falling voltage (trimmed)				2944	2998	3041		
HVD_FLASH	FLASH supply high	Rising voltage	4bit	Yes	Disab.	3456	3530	3584	mV	
	voltage monitoring <sup>6</sup>	Falling voltage				3426	3500	3554		
LVD_IO	Main I/O V <sub>DDEH1</sub> supply	Rising voltage (untrimmed)	4bit	No	Enab.	3250	3350	3488	mV	
	low voltage monitoring	Falling voltage (untrimmed)				3220	3320	3458		
		Rising voltage (trimmed)				3347	3420	3468		
		Falling voltage (trimmed)				3317	3390	3438		
t <sub>VDASSERT</sub>	Voltage detector threshold crossing assertion	—	_	—	-	0.1	—	2.0	μs	
t <sub>VDRELEASE</sub>	Voltage detector threshold crossing de-assertion	_	_	_	-	5	_	20	μs	

- 1. LVD is released after t<sub>VDRELEASE</sub> temporization when upper threshold is crossed; LVD is asserted t<sub>VDASSERT</sub> after detection when lower threshold is crossed.
- 2. HVD is released after t<sub>VDRELEASE</sub> temporization when lower threshold is crossed; HVD is asserted t<sub>VDASSERT</sub> after detection when upper threshold is crossed.
- 3. POR098\_c threshold is an untrimmed value, before the completion of the power-up sequence. All other LVD/HVD thresholds are provided after trimming.
- 4. LV internal supply levels are measured on device internal supply grid after internal voltage drop.
- 5. LV external supply levels are measured on the die side of the package bond wire after package voltage drop.
- 6. V<sub>DDFLA</sub> range is guaranteed when internal flash memory regulator is used.

# 3.11.4 Power sequencing requirements

Requirements for power sequencing include the following.

# 3.12 Flash memory specifications

# 3.12.1 Flash memory program and erase specifications

NOTE

All timing, voltage, and current numbers specified in this section are defined for a single embedded flash memory within an SoC, and represent average currents for given supplies and operations.

Table 30 shows the estimated Program/Erase times.

Symbol	Characteristic <sup>1</sup>	Typ <sup>2</sup>	Factory Field Programming <sup>3, 4</sup>		ield Upda	te	Unit	
			Initial Max	Initial Max, Full Temp	Typical End of Life <sup>5</sup>	Lifetime Max <sup>6</sup>		
			20°C ≤T <sub>A</sub> ≤30°C	-40°C ≤T <sub>J</sub> ≤150°C	-40°C ≤T <sub>J</sub> ≤150°C	≤ 1,000 cycles	≤ 250,000 cycles	
t <sub>dwpgm</sub>	Doubleword (64 bits) program time	43	100	150	55	500		μs
t <sub>ppgm</sub>	Page (256 bits) program time	73	200	300	108	500		μs
t <sub>qppgm</sub>	Quad-page (1024 bits) program time	268	800	1,200	396	2,000		μs
t <sub>16kers</sub>	16 KB Block erase time	168	290	320	250	1,000		ms
t <sub>16kpgm</sub>	16 KB Block program time	34	45	50	40	1,000		ms
t <sub>32kers</sub>	32 KB Block erase time	217	360	390	310	1,200		ms
t <sub>32kpgm</sub>	32 KB Block program time	69	100	110	90	1,200		ms
t <sub>64kers</sub>	64 KB Block erase time	315	490	590	420	1,600		ms
t <sub>64kpgm</sub>	64 KB Block program time	138	180	210	170	1,600		ms
t <sub>256kers</sub>	256 KB Block erase time	884	1,520	2,030	1,080	4,000	_	ms
t <sub>256kpgm</sub>	256 KB Block program time	552	720	880	650	4,000	_	ms

 Table 30.
 Flash memory program and erase specifications

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming.

2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.

- 3. Conditions:  $\leq$  150 cycles, nominal voltage.
- 4. Plant Programing times provide guidance for timeout limits used in the factory.
- 5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
- 6. Conditions:  $-40^{\circ}C \le T_J \le 150^{\circ}C$ , full spec voltage.



Figure 26. Synchronous output timing

**Electrical characteristics** 



Figure 30. eTPU timing

## 3.13.8 eMIOS timing Table 41. eMIOS timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t <sub>MIPW</sub>	4	—	t <sub>CYC_PER</sub> <sup>2</sup>
2	eMIOS Output Pulse Width	t <sub>MOPW</sub>	1 <sup>3</sup>	—	t <sub>CYC_PER</sub> <sup>2</sup>

- 1. eMIOS timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.
- 2. For further information on  $t_{CYC_PER}$ , see Table 3.
- 3. This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 31. eMIOS timing

SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).

- t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t<sub>SYS</sub> = 10 ns).
- 7. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 8. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 9. PCSx and PCSS using same pad configuration.
- 10. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL / Automotive voltage thresholds.
- 11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 32. DSPI CMOS master mode – classic timing, CPHA = 0

## 3.13.9.1.4 DSPI Master Mode – Output Only

# Table 46. DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock<sup>1, 2</sup>

щ	Symbol	Characteristic	Condit	ion <sup>3</sup>	Va	lue <sup>4</sup>	Unit	
#	Symbol	Characteristic	Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max	Onit	
1	t <sub>SCK</sub>	SCK cycle time	LVDS	15 pF to 50 pF differential	25		ns	
2	t <sub>CSV</sub>	PCS valid after SCK <sup>6</sup>	PCR[SRC]=11b	25 pF	_	8	ns	
	(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	50 pF	_	12	ns		
3	t <sub>CSH</sub>	PCS hold after SCK <sup>6</sup>	PCR[SRC]=11b	0 pF	-4.0	_	ns	
	(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	0 pF	-4.0	_	ns		
4	t <sub>SDC</sub>	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns	
			SOUT data valid time	(after SCK edge)				
5	t <sub>SUO</sub>	SOUT data valid time from SCK <sup>7</sup>	LVDS	15 pF to 50 pF differential		6	ns	
	SOUT data hold time (after SCK edge)							
6	t <sub>HO</sub>	SOUT data hold time after SCK <sup>7</sup>	LVDS	15 pF to 50 pF differential	-7.0		ns	

- 1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
- 2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
- 3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI\_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

# Table 47. DSPI CMOS master timing – output only – timed serial bus modeTSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock $^{1, 2}$

#	Symbol	Characteristic	Condition	Condition <sup>3</sup>		Value <sup>4</sup>		
"	Symbol		Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max		
1	t <sub>SCK</sub>	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	—	ns	
			PCR[SRC]=10b	50 pF	80.0	_	ns	
			PCR[SRC]=01b	50 pF	200.0	—	ns	
2	t <sub>CSV</sub>	PCS valid after SCK <sup>6</sup>	PCR[SRC]=11b	25 pF	7	_	ns	
			PCR[SRC]=10b	50 pF	8	_	ns	
			PCR[SRC]=01b	50 pF	18		ns	
			PCS: PCR[SRC]=01b	50 pF	45	—	ns	
			SCK: PCR[SRC]=10b					

Table continues on the next page ...

# Table 47. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock 1, 2 (continued)

#	Symbol	Characteristic	Condition	3	Va	ue <sup>4</sup>	Unit
#	Symbol	Characteristic	Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max	
3	t <sub>CSH</sub>	PCS hold after SCK <sup>6</sup>	PCR[SRC]=11b	PCS: 0 pF	-14	—	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	-14	_	ns
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	-33	_	ns
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	-35	_	ns
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t <sub>SDC</sub>	SCK duty cycle <sup>7</sup>	PCR[SRC]=11b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns
			PCR[SRC]=10b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns
			PCR[SRC]=01b	0 pF	1/2t <sub>SCK</sub> – 5	1/2t <sub>SCK</sub> + 5	ns
			SOUT data valid time (aft	ter SCK edge)			
9	t <sub>SUO</sub>	SOUT data valid time	PCR[SRC]=11b	25 pF		7.0	ns
		from SCK	PCR[SRC]=10b	50 pF		8.0	ns
		CPHA = 1 <sup>8</sup>	PCR[SRC]=01b	50 pF		18.0	ns
			SOUT data hold time (aft	er SCK edge)			
10	t <sub>HO</sub>	SOUT data hold time	PCR[SRC]=11b	25 pF	-9.0		ns
		after SCK	PCR[SRC]=10b	50 pF	-10.0		ns
		CPHA = 1 <sup>o</sup>	PCR[SRC]=01b	50 pF	-21.0		ns

1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.

- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.

6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI\_CLKn. This timing value is due to pad delays and signal propagation delays.

- 7. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 41. MII receive signal timing diagram

# 3.13.10.2 MII transmit signal timing (TXD[3:0], TX\_EN, and TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX\_CLK frequency.

The transmit outputs (TXD[3:0], TX\_EN) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of noncompliant MII PHYs.

Refer to the *MPC5777C Microcontroller Reference Manual's* Fast Ethernet Controller (FEC) chapter for details of this option and how to enable it.

Symbol	Characteristic	Va	lue <sup>2</sup>	Unit	
Symbol	Characteristic	Min	Max	Onit	
M5	TX_CLK to TXD[3:0], TX_EN invalid	4.5	_	ns	
M6	TX_CLK to TXD[3:0], TX_EN valid		25	ns	
M7	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	TX_CLK pulse width low	35%	65%	TX_CLK period	

 Table 49. MII transmit signal timing<sup>1</sup>

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.



Figure 42. MII transmit signal timing diagram

## 3.13.10.3 MII async inputs signal timing (CRS) Table 50. MII async inputs signal timing

Symbol	Characteristic	Va	lue	Unit	
Symbol		Min	Max	onn	
M9	CRS minimum pulse width	1.5	_	TX_CLK period	



Figure 43. MII async inputs timing diagram

## 3.13.10.4 MII and RMII serial management channel timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

 Table 51. MII serial management channel timing<sup>1</sup>

Symbol	Characteristic	Va	lue <sup>2</sup>	Unit	
Symbol			Max	Onit	
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns	
M11	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns	
M12	MDIO (input) to MDC rising edge setup	10	_	ns	
M13	MDIO (input) to MDC rising edge hold	0	_	ns	
M14	MDC pulse width high	40%	60%	MDC period	
M15	MDC pulse width low	40%	60%	MDC period	

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value



Figure 46. RMII transmit signal timing diagram

# 4 Package information

To find the package drawing for each package, go to http://www.nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
416-ball MAPBGA	98ASA00562D
516-ball MAPBGA	98ASA00623D

# 4.1 Thermal characteristics

### Table 54. Thermal characteristics, 416-ball MAPBGA package

Characteristic	Symbol	Value	Unit
Junction to Ambient <sup>1, 2</sup> Natural Convection (Single layer board)	$R_{\Theta JA}$	28.8	°C/W
Junction to Ambient <sup>1, 3</sup> Natural Convection (Four layer board 2s2p)	R <sub>OJA</sub>	19.6	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R <sub>ØJMA</sub>	21.3	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R <sub>ØJMA</sub>	15.1	°C/W
Junction to Board <sup>4</sup>	$R_{\Theta JB}$	9.5	°C/W
Junction to Case <sup>5</sup>	R <sub>ØJC</sub>	4.8	°C/W
Junction to Package Top <sup>6</sup> Natural Convection	$\Psi_{JT}$	0.2	°C/W

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than  $0.02 \text{ W/cm}^2$

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + \left( R_{\theta JB} * P_D \right)$$

where:

 $T_B$  = board temperature for the package perimeter (°C)

 $R_{\Theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance: