# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	CANbus, EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BGA
Supplier Device Package	416-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777clk3mme3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
  - Two separate analog converters per eQADC module
  - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
  - Interface to twelve hardware Decimation Filters
  - Enhanced "Tap" command to route any conversion to two separate Decimation Filters
- Four independent 16-bit Sigma-Delta ADCs (SDADCs)
- 10-channel Reaction Module
- Ethernet (FEC)
- Two PSI5 modules
- Two SENT Receiver (SRX) modules supporting 12 channels
- Zipwire: SIPI and LFAST modules
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M\_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
  - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
  - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability

Symbol	Deremeter	Oanditiana		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	
V <sub>STBY_BO</sub>	Standby RAM brownout flag trip point voltage	—	_	_	0.9 <sup>12</sup>	V
V <sub>RL_SD</sub>	SDADC ground reference voltage	—		V <sub>SSA_SD</sub>		V
V <sub>DDA_SD</sub>	SDADC supply voltage <sup>13</sup>	-	4.5	—	5.5	V
V <sub>DDA_EQA/B</sub>	eQADC supply voltage	—	4.75	—	5.25	V
V <sub>RH_SD</sub>	SDADC reference	—	4.5	V <sub>DDA_SD</sub>	5.5	V
$V_{DDA_SD} - V_{RH_SD}$	SDADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_SD} - V_{RL\_SD}$	V <sub>RL_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RH_EQ</sub>	eQADC reference	—	4.75	—	5.25	V
V <sub>DDA_EQA/B</sub> – V <sub>RH_EQ</sub>	eQADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_EQ} - V_{RL\_EQ}$	V <sub>RL_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA_{EQ}} - V_{SS}$	V <sub>SSA_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA\_SD} - V_{SS}$	V <sub>SSA_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RAMP</sub>	Slew rate on power supply pins	—	—	—	100	V/ms
Current						
I <sub>IC</sub>	DC injection current (per pin) <sup>14,</sup> 15, 16	Digital pins and analog pins	-3.0	_	3.0	mA
I <sub>MAXSEG</sub>	Maximum current per power segment <sup>17, 18</sup>	—	-80		80	mA

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T<sub>J</sub> must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to  $V_{DDEH1}$ .
- 10. When internal flash memory regulator is used:
  - Flash memory read operation is supported for a minimum  $V_{DDPMC}$  value of 3.15 V.
  - Flash memory read, program, and erase operations are supported for a minimum V<sub>DDPMC</sub> value of 3.5 V.

When flash memory power is supplied externally ( $V_{DDPMC}$  shorted to  $V_{DDFLA}$ ): The  $V_{DDPMC}$  range must be within the limits specified for LVD\_FLASH and HVD\_FLASH monitoring. Table 29 provides the monitored LVD\_FLASH and HVD\_FLASH limits.

- 11. If the standby RAM regulator is not used, the  $V_{STBY}$  supply input pin must be tied to ground.
- 12. V<sub>STBY\_BO</sub> is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V<sub>STBY\_BO</sub> maximum value.

#### **Electrical characteristics**

- 13. For supply voltages between 3.0 V and 4.0 V there will be no guaranteed precision of ADC (accuracy/linearity). ADC will recover to a fully functional state when the voltage rises above 4.0 V.
- 14. Full device lifetime without performance degradation
- 15. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the absolute maximum ratings table for maximum input current for reliability requirements.
- 16. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current will be injected through the clamp diode to the supply rail. For external RC network calculation, assume a typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 17. The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V<sub>DDEx</sub>/V<sub>DDEHx</sub> power segment is defined as one or more GPIO pins located between two V<sub>DDEx</sub>/V<sub>DDEHx</sub> supply pins.
- 18. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.

# 3.5 DC electrical specifications

## NOTE

 $I_{DDA\_MISC}$  is the sum of current consumption of IRC,  $I_{TRNG}$ , and  $I_{STBY}$  in the 5 V domain. IRC current is provided in the IRC specifications.

## NOTE

I/O, XOSC, EQADC, SDADC, and Temperature Sensor current specifications are in those components' dedicated sections.

Symbol	Baramatar	Conditiono	Value			Unit
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
I <sub>DD</sub>	Operating current on the V <sub>DD</sub> core logic supply <sup>1</sup>	LVD/HVD enabled, $V_{DD} = 1.2 V$ to 1.32 V	—	0.65	1.35	А
		LVD/HVD disabled, $V_{DD} = 1.2 V$ to 1.38 V	_	0.65	1.4	
I <sub>DD_PE</sub>	Operating current on the V <sub>DD</sub> supply for flash memory program/erase	_	_	—	85	mA
IDDPMC	Operating current on the V <sub>DDPMC</sub> supply <sup>2</sup>	Flash memory read	_	—	40	mA
		Flash memory program/erase	_	—	70	
		PMC only	_	—	35	
	Operating current on the V <sub>DDPMC</sub> supply	Flash memory read	—	—	10	mA
	(internal core regulator bypassed)	Flash memory program/erase	_	—	40	
		PMC only	—	—	5	
I <sub>REGCTL</sub>	Core regulator DC current output on V <sub>REGCTL</sub> pin	—		-	25	mA
I <sub>STBY</sub>	Standby RAM supply current ( $T_J = 150^{\circ}C$ )	1.08 V	_	—	1140	μA
		1.25 V to 5.5 V	—	—	1170	
I <sub>DD_PWR</sub>	Operating current on the V <sub>DDPWR</sub> supply	—	—	—	50	mA
I <sub>BG_REF</sub>	Bandgap reference current consumption <sup>3</sup>		—	—	600	μA
I <sub>TRNG</sub>	True Random Number Generator current	—	—	—	2.1	mA

#### Table 4. DC electrical specifications

Symbol	Perometer	Conditions		Unit		
Symbol	Faranieter	Conditions	Min	Тур	Max	Onit
f <sub>PLL1IN</sub>	PLL1 input clock <sup>1</sup>	—	38	—	78	MHz
Δ <sub>PLL1IN</sub>	PLL1 input clock duty cycle <sup>1</sup>	—	35		65	%
f <sub>PLL1VCO</sub>	PLL1 VCO frequency	—	600	_	1250	MHz
f <sub>PLL1PHI</sub>	PLL1 output clock PHI	—	4.762	—	264	MHz
t <sub>PLL1LOCK</sub>	PLL1 lock time	—	—		100	μs
Δ <sub>PLL1PHISPJ</sub>	PLL1_PHI single period peak-to- peak jitter	f <sub>PLL1PHI</sub> = 200 MHz, 6- sigma	_	_	500 <sup>2</sup>	ps
f <sub>PLL1MOD</sub>	PLL1 modulation frequency	—	—		250	kHz
δ <sub>PLL1MOD</sub>	PLL1 modulation depth (when	Center spread	0.25	_	2	%
enabled)		Down spread	0.5		4	%
I <sub>PLL1</sub>	PLL1 consumption	FINE LOCK state	—	—	6	mA

Table 13. PLL1 electrical characteristics

1. PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when using internal PLL0 or external oscillator in functional mode.

2. Noise on the V<sub>DD</sub> supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V<sub>DD</sub> supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

# 3.7.2 Oscillator electrical specifications

## NOTE

All oscillator specifications in Table 14 are valid for  $V_{DDEH6} = 3.0 \text{ V}$  to 5.5 V.

## Table 14. External oscillator (XOSC) electrical specifications

Symbol	Devemeter	Conditions	Va	Unit	
Symbol	Farameter	Conditions	Min	Мах	Unit
f <sub>XTAL</sub>	Crystal frequency range	_	8	40	MHz
t <sub>cst</sub>	Crystal start-up time <sup>1, 2</sup>	T <sub>J</sub> = 150 °C	_	5	ms
t <sub>rec</sub>	Crystal recovery time <sup>3</sup>		_	0.5	ms
VIHEXT	EXTAL input high voltage (external reference)	V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub>	V <sub>REF</sub> + 0.6	_	V
V <sub>ILEXT</sub>	EXTAL input low voltage (external reference)	V <sub>REF</sub> = 0.28 * V <sub>DDEH6</sub>	_	V <sub>REF</sub> – 0.6	V
C <sub>S_EXTAL</sub>	Total on-chip stray capacitance on EXTAL pin <sup>4</sup>	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.1	2.8	
C <sub>S_XTAL</sub>	Total on-chip stray capacitance on XTAL pin <sup>4</sup>	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.2	2.9	
9 <sub>m</sub>	Oscillator transconductance <sup>5</sup>	Low	3	10	mA/V
		Medium	10	27	
		High	12	35	

Table continues on the next page ...

## 3.8.1 Enhanced Queued Analog-to-Digital Converter (eQADC) Table 17. eQADC conversion specifications (operating)

Min         Max         Min         Max           f <sub>ADCLK</sub> ADC Clock (ADCLK) Frequency         2         33         MHz           CC         Conversion Cycles         2 + 13         128 + 15         ADCLK cycles           TSR         Stop Mode Recovery Time <sup>1</sup> 10         —         µs           —         Resolution <sup>2</sup> 1.25         —         mV           INL         16.5 MHz eQADC clock <sup>3</sup> -4         4         LSB <sup>4</sup> DNL:         33 MHz eQADC clock <sup>3</sup> -3         3         LSB           DNL         33 MHz eQADC clock <sup>3</sup> -3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           GAINNC         Full Scale Gain Error without Calibration         -8         8         LSB           GAINWC         Full Scale Gain Error with Calibration         -4         4         Counts           Inv         Disruptive Input Injection Current <sup>6, 1, 7, 8</sup> -3         3         mA           GAINWGA1         Variable gain amplifier accuracy (gain = 1) <sup>15</sup> -         -         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         <	Symbol	Parameter	Va	Unit	
f <sub>ADCLK</sub> ADC Clock (ADCLK) Frequency         2         33         MHz           CC         Conversion Cycles         2 + 13         128 + 15         ADCLK cycles           T <sub>SR</sub> Stop Mode Recovery Time <sup>1</sup> 10         —         µs           mesolution <sup>2</sup> 1.25         —         mV           INL         16.5 MHz eQADC clock <sup>3</sup> -4         4         LSB <sup>4</sup> DNL         INL: 16.5 MHz eQADC clock <sup>3</sup> -3         3         LSB           DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> -3         3         LSB           OFFNC         Offset Error without Calibration         0         1400         LSB           OFFWC         Offset Error with Calibration         -8         8         LSB           GAINVC         Full Scale Gain Error with Calibration         -150         0         LSB           GAINWC         Full Scale Gain Error with Calibration         -8         8         LSB           Incremental Error with Calibration         -4         4         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)         —         44         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -<	Symbol		Min	Max	
$\begin{array}{c c c c c c } CC & Conversion Cycles & 2 + 13 & 128 + 15 & ADCLK cycles \\ \hline T_{SR} & Stop Mode Recovery Time^1 & 10 & - & \mus \\ \hline Resolution^2 & 1.25 & - & mV \\ \hline INL & Resolution^2 & 1.25 & - & mV \\ \hline INL & 16.5 MHz eQADC clock^3 & -4 & 4 & LSB^4 \\ \hline INL : 33 MHz eQADC clock^3 & -6 & 6 & LSB \\ \hline DNL & DNL & 16.5 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline DNL & 30 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline DNL & 30 MHz eQADC clock^3 & -3 & 3 & LSB \\ \hline OFFNC & Offset Error with calibration & 0 & 140 & LSB \\ \hline OFFWC & Offset Error with calibration & -8 & 8 & LSB \\ \hline GAINNC & Full Scale Gain Error with calibration & -8 & 8 & LSB \\ \hline I_{NJ} & Disruptive Input Injection Current6, 1, 7, 8 & -3 & 3 & mA \\ \hline E_{NJ} & Incremental Error with calibration & -8 & 8 & Counts \\ \hline TUE & TUE value^{11, 12} (with calibration current6, 10 & - & +4 & Counts \\ \hline TUE & TUE value^{11, 12} (with calibration) & - & 48 & Counts \\ \hline GAINNCA & Variable gain amplifier accuracy (gain = 1)^{13} & - & - & Counts^{15} \\ \hline INL, 16.5 MHz ADC & -3^{14} & 3^{14} & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3^{14} & 3^{14} & \\ \hline GAINNGA & Variable gain amplifier accuracy (gain = 2)^{13} & - & - & Counts \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 13 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline INL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -3 & 8 & \\ \hline DNL, 16.5 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL, 33 MHz ADC & -4 & 4 & \\ \hline DNL & MHz ADC & -4 & 4 & \\ \hline DNL & ADR & Reference voltage current consumption per EQADC & - & & 200 & \muA \\ \hline \end{array}$	f <sub>ADCLK</sub>	ADC Clock (ADCLK) Frequency	2	33	MHz
$\begin{array}{ c c c c c }\hline T_{SR} & Stop Mode Recovery Time1 & 10 & & \mus \\ \hline Resolution2 & 1.25 & & mV \\ \hline INL & Resolution2 & 1.25 & & mV \\ \hline INL & 16.5 MHz eQADC clock3 & -4 & 4 & LSB4 \\ \hline INL & 33 MHz eQADC clock3 &6 & 6 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline DNL & JS MHz eQADC clock3 &3 & 3 & LSB \\ \hline OFFNC & Offset Error with Calibration & 0 & 140 & LSB \\ \hline OFFWC & Offset Error with Calibration & -8 & 8 & LSB \\ \hline GAINNC & Full Scale Gain Error without Calibration & -8 & 8 & LSB \\ \hline GAINWC & Full Scale Gain Error with Calibration & -8 & 8 & LSB \\ \hline InJ & Disruptive Input Injection Current6, 7, 8 & -3 & 3 & mA \\ \hline E_{nVI & Incremental Error due to injection current6, 10 & & 44 & Counts \\ \hline TUE & TUE value11, 12 (with calibration) & & 48 & Counts \\ \hline GAINVGA1 & Variable gain amplifier accuracy (gain = 1)^{13} & - & - & Counts^{15} \\ INL, 16.5 MHz ADC & -3 & 3 & & Counts^{15} \\ INL, 16.5 MHz ADC & -3 & 3 & & Counts \\ \hline MINL, 33 MHz ADC & -3^{14} & 3^{14} & & Counts \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)^{13} & - & - & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 33 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -3 & 3 & & & Counts \\ INL, 16.5 MHz ADC & -4 & 4 & & & & & & & & & & & & & &$	CC	Conversion Cycles	2 + 13	128 + 15	ADCLK cycles
$ \begin{array}{ c c c c c } \hline$	T <sub>SR</sub>	Stop Mode Recovery Time <sup>1</sup>	10	_	μs
INL         INL: 16.5 MHz eQADC clock <sup>3</sup> 4         4         LSB <sup>4</sup> INL: 33 MHz eQADC clock <sup>3</sup> 6         6         LSB           DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error with calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINVC         Full Scale Gain Error with Calibration        8         8         LSB           GAINVC         Full Scale Gain Error with Calibration        8         8         LSB           I <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 8</sup> 3         3         mA           TUE         TUE value <sup>11, 12</sup> (with calibration)          +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3         3         Ma         -           INL, 33 MHz ADC        3         3         -         -           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -<		Resolution <sup>2</sup>	1.25	_	mV
INL: 33 MHz eQADC clock <sup>3</sup> 6         6         LSB           DNL:         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL:         30 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error without Calibration        8         8         LSB           GAINNC         Full Scale Gain Error without Calibration        8         8         LSB           GAINNC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>6, 7, 8</sup> 3         3         mA           TUE         TUE value <sup>11, 12</sup> (with calibration)          +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> -         Counts <sup>15</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> -         Counts         -           GAINVGA2	INL	INL: 16.5 MHz eQADC clock <sup>3</sup>	-4	4	LSB <sup>4</sup>
DNL         DNL: 16.5 MHz eQADC clock <sup>3</sup> 3         3         LSB           DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>5, 7, 7, 8</sup> 3         3         mA           EINJ         Disruptive Input Injection current <sup>6, 7, 7, 8</sup> 3         3         mA           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> +4         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> -         -           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3         3         -         -         Counts		INL: 33 MHz eQADC clock <sup>3</sup>	-6	6	LSB
DNL: 33 MHz eQADC clock <sup>3</sup> 3         3         LSB           OFFNC         Offset Error without Calibration         0         140         LSB           OFFWC         Offset Error with Calibration        8         8         LSB           GAINNC         Full Scale Gain Error without Calibration        150         0         LSB           GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           Incremental Error due to injection current <sup>9, 10</sup> 4         4         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)          +44         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> -         -         Counts           GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts           INL, 16.5 MHz ADC        3         3         -         -         Counts	DNL	DNL: 16.5 MHz eQADC clock <sup>3</sup>	-3	3	LSB
OFFNCOffset Error without Calibration0140LSBOFFWCOffset Error with Calibration88LSBGAINNCFull Scale Gain Error with Calibration1500LSBGAINWCFull Scale Gain Error with Calibration88LSB $I_{NN}$ Disruptive Input Injection Current <sup>6, 6, 7, 8</sup> 33mAEINJIncremental Error due to injection current <sup>9, 10</sup> ++4CountsTUETUE value <sup>11, 12</sup> (with calibration)+±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-444INL, 33 MHz ADC3 <sup>144</sup> 3 <sup>14</sup> -ONL, 33 MHz ADC3 <sup>144</sup> 3 <sup>14</sup> GAINVGA2Variable gain amplifier accuracy (gain = 2) <sup>13</sup> CountsGAINVGA2Variable gain amplifier accuracy (gain = 2) <sup>13</sup> CountsINL, 16.5 MHz ADC33INL, 16.5 MHz ADC38INL, 16.5 MHz ADC44INL, 16.5 MHz		DNL: 33 MHz eQADC clock <sup>3</sup>	-3	3	LSB
OFFWCOffset Error with Calibration88LSBGAINNCFull Scale Gain Error with Calibration1500LSBGAINWCFull Scale Gain Error with Calibration88LSBI <sub>NJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 9</sup> 33mAE <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +4CountsTUETUE value <sup>11, 12</sup> (with calibration)±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-44	OFFNC	Offset Error without Calibration	0	140	LSB
GAINNCFull Scale Gain Error without Calibration-1500LSBGAINWCFull Scale Gain Error with Calibration88LSBI <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 9</sup> 33mAE <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +4CountsTUETUE value <sup>11, 12</sup> (with calibration)±8CountsGAINVGA1Variable gain amplifier accuracy (gain = 1) <sup>13</sup> Counts <sup>15</sup> INL, 16.5 MHz ADC-44INL, 33 MHz ADC88DNL, 33 MHz ADC3143 <sup>14</sup> ONL, 33 MHz ADC3143 <sup>14</sup> INL, 16.5 MHz ADC55INL, 16.5 MHz ADC313INL, 33 MHz ADC55INL, 33 MHz ADC88DNL, 33 MHz ADC33INL, 16.5 MHz ADC33DNL, 33 MHz ADC33INL, 16.5 MHz ADC77-CountsINL, 16.5 MHz ADC88DNL, 33 MHz ADC88INL, 16.5 MHz ADC-77INL, 16.5 MHz ADC-44INL, 16.5 MHz ADC-44INL, 33 MHz ADC-44- <t< td=""><td>OFFWC</td><td>Offset Error with Calibration</td><td>-8</td><td>8</td><td>LSB</td></t<>	OFFWC	Offset Error with Calibration	-8	8	LSB
GAINWC         Full Scale Gain Error with Calibration        8         8         LSB           I <sub>INJ</sub> Disruptive Input Injection Current <sup>5, 6, 7, 8</sup> 3         3         mA           E <sub>INJ</sub> Incremental Error due to injection current <sup>9, 10</sup> +44         Counts           TUE         TUE value <sup>11, 12</sup> (with calibration)          ±8         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -44         4          Incremental Error due to injection current <sup>9, 10</sup> 4         4           INL, 16.5 MHz ADC        4         4         4         Counts <sup>15</sup> Incremental Error due to counts <sup>15</sup> Incremental Error due to injection current <sup>9, 10</sup> 4         4         4           INL, 16.5 MHz ADC        4         4         314	GAINNC	Full Scale Gain Error without Calibration	-150	0	LSB
$\begin{tabular}{ l NJ l l l l l l l l l l l l l l l l l $	GAINWC	Full Scale Gain Error with Calibration	-8	8	LSB
$\begin{array}{ c c c c c }\hline E_{INJ} & Incremental Error due to injection current9, 10 & & +4 & Counts \\ \hline TUE & TUE value11, 12 (with calibration) & & \pm8 & Counts \\ \hline GAINVGA1 & Variable gain amplifier accuracy (gain = 1)13 & - & - & Counts15 \\ INL, 16.5 MHz ADC & -4 & 4 & \\ INL, 33 MHz ADC & -8 & 8 & \\ DNL, 16.5 MHz ADC & -314 & 314 & \\ DNL, 33 MHz ADC & -314 & 314 & \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -314 & 314 & \\ \hline GAINVGA2 & Variable gain amplifier accuracy (gain = 2)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -3 & 5 & \\ INL, 33 MHz ADC & -8 & 8 & \\ DNL, 16.5 MHz ADC & -3 & 3 & \\ \hline DNL, 33 MHz ADC & -3 & 3 & \\ \hline GAINVGA4 & Variable gain amplifier accuracy (gain = 4)13 & - & - & Counts \\ INL, 16.5 MHz ADC & -7 & 7 & \\ INL, 33 MHz ADC & -8 & 8 & \\ \hline DNL, 16.5 MHz ADC & -7 & 7 & \\ INL, 33 MHz ADC & -8 & 8 & \\ \hline DNL, 16.5 MHz ADC & -4 & 4 & \\ \hline IADC & Current consumption per ADC (two ADCs per EQADC) & - & 10 & mA \\ \hline I_{ADR} & Reference voltage current consumption per EQADC & - & 200 & \muA \\ \hline \end{array}$	I <sub>INJ</sub>	Disruptive Input Injection Current <sup>5, 6, 7, 8</sup>	-3	3	mA
TUE         TUE value <sup>11, 12</sup> (with calibration)          ±8         Counts           GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -4         4         4         1000000000000000000000000000000000000	E <sub>INJ</sub>	Incremental Error due to injection current <sup>9, 10</sup>	—	+4	Counts
GAINVGA1         Variable gain amplifier accuracy (gain = 1) <sup>13</sup> -         -         Counts <sup>15</sup> INL, 16.5 MHz ADC         -4         4         4         4           INL, 33 MHz ADC         -8         8         7-3 <sup>14</sup> 3 <sup>14</sup> DNL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         5         5           INL, 33 MHz ADC         -8         8         8         -         4           DNL, 16.5 MHz ADC         -3         3         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         7         -         -           INL, 33 MHz ADC         -8         8         -         -         4           DNL, 16.5 MHz ADC <t< td=""><td>TUE</td><td>TUE value<sup>11, 12</sup> (with calibration)</td><td>—</td><td>±8</td><td>Counts</td></t<>	TUE	TUE value <sup>11, 12</sup> (with calibration)	—	±8	Counts
INL, 16.5 MHz ADC        4         4           INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -           INL, 16.5 MHz ADC         -5         5         INL, 33 MHz ADC           INL, 16.5 MHz ADC         -5         5         INL, 33 MHz ADC           INL, 33 MHz ADC         -8         8         INL           DNL, 16.5 MHz ADC         -3         3         INL           DNL, 16.5 MHz ADC         -3         3         INL           DNL, 33 MHz ADC         -3         3         INL           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         INL, 33 MHz ADC         -         8           DNL, 16.5 MHz ADC         -4         4         INL, 33 MHz ADC         -         4         INL, 33 MHz ADC         -         10         MA         IADR	GAINVGA1	Variable gain amplifier accuracy (gain = 1) <sup>13</sup>	-	-	Counts <sup>15</sup>
INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -           INL, 16.5 MHz ADC        5         5         5           INL, 33 MHz ADC        5         5         5           INL, 33 MHz ADC        8         8         8           DNL, 16.5 MHz ADC        3         3         -           DNL, 33 MHz ADC        3         3         -           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC        7         7         7         -           INL, 33 MHz ADC        8         8         8         -           DNL, 16.5 MHz ADC        4         4         -         -           DNL, 33 MHz ADC        4         4         -         -           IADC         Current consumption per ADC (two ADCs per EQADC)          10         mA <tr< td=""><td></td><td>INL, 16.5 MHz ADC</td><td>-4</td><td>4</td><td></td></tr<>		INL, 16.5 MHz ADC	-4	4	
DNL, 16.5 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> DNL, 33 MHz ADC         -3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         14         14           DNL, 33 MHz ADC         -5         5         5         14         14           DNL, 16.5 MHz ADC         -5         5         5         14         14           DNL, 33 MHz ADC         -8         8         6         14         14           DNL, 33 MHz ADC         -3         3         14         14         14           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -7         7         7         14         14           DNL, 33 MHz ADC         -4         4         4         14         14         14           IADC         Current consumption per ADC (two ADCs per EQADC)         -         10         mA           IADR         Reference voltage current consumption pe		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC        3 <sup>14</sup> 3 <sup>14</sup> GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         1000000000000000000000000000000000000		DNL, 16.5 MHz ADC	-3 <sup>14</sup>	3 <sup>14</sup>	
GAINVGA2         Variable gain amplifier accuracy (gain = 2) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -5         5         5         5           INL, 33 MHz ADC         -8         8         -         -         8           DNL, 16.5 MHz ADC         -3         3         -         -         -         -           DNL, 33 MHz ADC         -3         3         -         -         Counts           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -7         7         7         -           INL, 16.5 MHz ADC         -8         8         -         -           INL, 16.5 MHz ADC         -7         7         -         -           INL, 33 MHz ADC         -8         8         - <td></td> <td>DNL, 33 MHz ADC</td> <td>-3<sup>14</sup></td> <td>3<sup>14</sup></td> <td></td>		DNL, 33 MHz ADC	-3 <sup>14</sup>	3 <sup>14</sup>	
INL, 16.5 MHz ADC        5         5           INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3         3           DNL, 33 MHz ADC        3         3           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -           INL, 33 MHz ADC         -7         7         Counts           INL, 33 MHz ADC        8         8            INL, 16.5 MHz ADC         -7         7            INL, 33 MHz ADC        8         8            DNL, 16.5 MHz ADC        8         8            DNL, 33 MHz ADC         -4         4            INL, 33 MHz ADC         -4         4            IADC         Current consumption per ADC (two ADCs per EQADC)          10         mA           IADR         Reference voltage current consumption per EQADC          200         µA	GAINVGA2	Variable gain amplifier accuracy (gain = 2) <sup>13</sup>	-	-	Counts
INL, 33 MHz ADC        8         8           DNL, 16.5 MHz ADC        3         3           DNL, 33 MHz ADC        3         3           GAINVGA4         Variable gain amplifier accuracy (gain = 4) <sup>13</sup> -         -         Counts           INL, 16.5 MHz ADC         -77         7         7         1           INL, 33 MHz ADC         -8         8         8         -           INL, 16.5 MHz ADC         -8         8         1         -           DNL, 16.5 MHz ADC         -4         4         4         - <td></td> <td>INL, 16.5 MHz ADC</td> <td>-5</td> <td>5</td> <td></td>		INL, 16.5 MHz ADC	-5	5	
DNL, 16.5 MHz ADC33DNL, 33 MHz ADC33GAINVGA4Variable gain amplifier accuracy (gain = 4) <sup>13</sup> INL, 16.5 MHz ADC-777INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44INL, 33 MHz ADC44INL, 33 MHz ADC44INL, 36 MHz ADC44INL, 37 MHz ADC44INL, 38 MHz ADC44INL, 38 MHz ADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC33GAINVGA4Variable gain amplifier accuracy (gain = 4)13CountsINL, 16.5 MHz ADC-777INL, 33 MHz ADC88-DNL, 16.5 MHz ADC44-DNL, 33 MHz ADC44-INL, 33 MHz ADC44-DNL, 16.5 MHz ADC44-INL, 33 MHz ADC44-IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA		DNL, 16.5 MHz ADC	-3	3	
GAINVGA4Variable gain amplifier accuracy (gain = 4)^{13}CountsINL, 16.5 MHz ADC $-77$ 77INL, 33 MHz ADC $-8$ 8-DNL, 16.5 MHz ADC $-4$ 4DNL, 33 MHz ADC $-4$ 4INL, 33 MHz ADC $-4$ 4IADCCurrent consumption per ADC (two ADCs per EQADC) $-10$ mAIADRReference voltage current consumption per EQADC $-200$ $\mu$ A		DNL, 33 MHz ADC	-3	3	
INL, 16.5 MHz ADC77INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44IADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200µA	GAINVGA4	Variable gain amplifier accuracy (gain = 4) <sup>13</sup>	-	-	Counts
INL, 33 MHz ADC88DNL, 16.5 MHz ADC44DNL, 33 MHz ADC44IADCCurrent consumption per ADC (two ADCs per EQADC)10IADRReference voltage current consumption per EQADC200μA		INL, 16.5 MHz ADC	-7	7	
DNL, 16.5 MHz ADC    4     4       DNL, 33 MHz ADC    4     4       I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)      10     mA       I <sub>ADR</sub> Reference voltage current consumption per EQADC      200     µA		INL, 33 MHz ADC	-8	8	
DNL, 33 MHz ADC    4     4       I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)      10     mA       I <sub>ADR</sub> Reference voltage current consumption per EQADC      200     µA		DNL, 16.5 MHz ADC	-4	4	
I <sub>ADC</sub> Current consumption per ADC (two ADCs per EQADC)         —         10         mA           I <sub>ADR</sub> Reference voltage current consumption per EQADC         —         200         μA		DNL, 33 MHz ADC	-4	4	
I <sub>ADR</sub> Reference voltage current consumption per EQADC – 200 μA	I <sub>ADC</sub>	Current consumption per ADC (two ADCs per EQADC)	_	10	mA
	I <sub>ADR</sub>	Reference voltage current consumption per EQADC	_	200	μA

1. Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

At V<sub>RH\_EQ</sub> – V<sub>RL\_EQ</sub> = 5.12 V, one count = 1.25 mV without using pregain. Based on 12-bit conversion result; does not account for AC and DC errors

- 3. INL and DNL are tested from V<sub>RL</sub> + 50 LSB to V<sub>RH</sub> 50 LSB.
- 4. At  $V_{RH_{EQ}} V_{RL_{EQ}} = 5.12 \text{ V}$ , one LSB = 1.25 mV.

#### **Electrical characteristics**

- 5. Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V<sub>BH</sub> and \$000 for values less than V<sub>BL</sub>. Other channels are not affected by non-disruptive conditions.
- 6. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V<sub>POSCLAMP</sub> = V<sub>DDA</sub> + 0.5 V and V<sub>NEGCLAMP</sub> = -0.3 V, then use the larger of the calculated values.
- 8. Condition applies to two adjacent pins at injection limits.
- 9. Performance expected with production silicon.
- 10. All channels have same 10 k $\Omega$  < Rs < 100 k $\Omega$  Channel under test has Rs = 10 k $\Omega$ ,  $I_{INJ}=I_{INJMAX}$ ,  $I_{INJMIN}$ .
- 11. The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.
- 12. TUE does not apply to differential conversions.
- Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed as indicated.
- 14. Guaranteed 10-bit monotonicity.
- 15. At  $V_{RH\_EQ} V_{RL\_EQ}$  = 5.12 V, one LSB = 1.25 mV.

# 3.8.2 Sigma-Delta ADC (SDADC)

The SDADC is a 16-bit Sigma-Delta analog-to-digital converter with a 333 Ksps maximum output conversion rate.

## NOTE

The voltage range is 4.5 V to 5.5 V for SDADC specifications, except where noted otherwise.

Symbol	Poromotor	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Мах	Unit
V <sub>IN</sub>	ADC input signal	—	0	_	V <sub>DDA_SD</sub>	V
V <sub>IN_PK2PK</sub> <sup>1</sup>	Input range peak to peak	Single ended	V <sub>RH_SD</sub> /GAIN			V
		$V_{\rm INM} = V_{\rm RL}_{\rm SD}$				
	$V_{IN_{PK2PK}} = V_{INP}^{2} - V_{INM}^{3}$	Single ended		±0.5*V <sub>RF</sub>	I_SD	
		$V_{INM} = 0.5^* V_{RH_{SD}}$				
		GAIN = 1				
		Single ended		GAIN		
		$V_{INM} = 0.5^* V_{RH\_SD}$				
		GAIN = 2,4,8,16				
		Differential		±V <sub>RH_SD</sub> /0	GAIN	
		0 < V <sub>IN</sub> < V <sub>DDEx</sub>				
f <sub>ADCD_M</sub>	SD clock frequency <sup>4</sup>	—	4	14.4	16	MHz
f <sub>ADCD_S</sub>	Conversion rate	_	—		333	Ksps
	Oversampling ratio	Internal modulator	24		256	—
RESOLUTION	SD register resolution <sup>5</sup>	2's complement notation		16		

### Table 18. SDADC electrical specifications

Table continues on the next page...

#### **Electrical characteristics**

O make at	Demonster	O a se ditti a se a		Unit		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
GAIN	ADC gain	Defined through SDADC_MCR[PGAN]. Only integer powers of 2 are valid gain values.	1	_	16	
δ <sub>GAIN</sub> Ι	Absolute value of the ADC gain error <sup>6, 7</sup>	Before calibration (applies to gain setting = 1)		_	1.5	%
		After calibration	-	—	5	mV
		$\Delta V_{RH\_SD} < 5\%$ , $\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 50 \ ^{\circ}{\rm C}$				
		After calibration	_	—	7.5	
		$\Delta V_{RH\_SD} < 5\%$ , $\Delta V_{DDA\_SD} < 10\%$				
		ΔT <sub>J</sub> < 100 °C				
		After calibration		—	10	
		$\Delta V_{RH\_SD} < 5\%, \Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 150 \ ^{\circ}{\rm C}$				
V <sub>OFFSET</sub>	Conversion offset <sup>6, 7</sup>	Before calibration (applies to all gain settings: 1, 2, 4, 8, 16)	_	10*(1+1/ gain)	20	mV
		After calibration		—	5	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 50 \ ^{\circ}{\rm C}$				
		After calibration	_	—	7.5	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 100 \ ^{\circ}{\rm C}$				
		After calibration	_	—	10	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 150 \ ^{\circ}{\rm C}$				

Table 18.	SDADC electrical	specifications	(continued)
Table 10.	SDADC electrical	specifications	(continueu)

Table continues on the next page ...

## Table 21. LFAST transmitter electrical characteristics<sup>1</sup> (continued)

Symbol	Parametar	Conditiono		Unit		
	Farameter	Conditions	Min	Тур	Max	Unit
V <sub>OS</sub>	Common mode voltage	—	1.08		1.32	V
IV <sub>OD</sub> I	Differential output voltage swing (terminated) <sup>2,3</sup>	—	110	200	285	mV
t <sub>TR</sub>	Rise/fall time $(10\% - 90\% \text{ of swing})^2$ , <sup>3</sup>	—	0.26		1.5	ns
CL	External lumped differential load capacitance <sup>2</sup>	V <sub>DDE</sub> = 4.5 V	—	—	12.0	pF
		V <sub>DDE</sub> = 3.0 V	_		8.5	
I <sub>LVDS_TX</sub>	Transmitter DC current consumption	Enabled		—	3.2	mA

1. The LFAST pad electrical characteristics are based on worst-case internal capacitance values shown in Figure 11.

 Valid for maximum data rate f<sub>DATA</sub>. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load CL.

## Table 22. MSC/DSPI LVDS transmitter electrical characteristics<sup>1</sup>

Symbol	Devemeter	Conditions	Value			Unit
Symbol	Falanielei	Conditions	Min	Тур	Max	Unit
f <sub>DATA</sub>	Data rate	—	—	—	80	Mbps
V <sub>OS</sub>	Common mode voltage	—	1.08	—	1.32	V
IV <sub>OD</sub> I	Differential output voltage swing (terminated) <sup>2,3</sup>	—	150	200	400	mV
t <sub>TR</sub>	Rise/Fall time (10%–90% of swing) <sup>2</sup> , <sup>3</sup>	—	0.8	—	4.0	ns
CL	External lumped differential load capacitance <sup>2</sup>	V <sub>DDE</sub> = 4.5 V	—	—	50	pF
		V <sub>DDE</sub> = 3.0 V	—	—	39	
I <sub>LVDS_TX</sub>	Transmitter DC current consumption	Enabled	—	—	4.0	mA

1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst-case internal capacitance values given in Figure 11.

 Valid for maximum data rate f<sub>DATA</sub>. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load C<sub>L</sub>.

The following table shows the recommended components to be used in LDO regulation mode.

Part name	Part type	Nominal	Description	
Q1	NPN BJT	h <sub>FE</sub> = 400	NJD2873: ON Semiconductor LDO voltage regulator controller (VRC)	
CI	Capacitor	4.7 µF - 20 V	Ceramic capacitor, total ESR < 70 m $\Omega$	
CE	Capacitor	0.047–0.049 µF - 7 V	Ceramic—one capacitor for each V <sub>DD</sub> pin	
CV	Capacitor	22 µF - 20 V	Ceramic V <sub>DDPMC</sub> (optional 0.1 µF)	
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to NPN collector)	
СВ	Capacitor	0.1 µF - 7 V	Ceramic V <sub>DDPWR</sub>	
R	Resistor	Application specific	Optional; reduces thermal loading on the NPN with high $V_{\text{DDPMC}}$ levels	

Table 25. Recommended operating characteristics

The following diagram shows the LDO configuration connection.



Figure 12. VRC 1.2 V LDO configuration

# 3.11.1.2 SMPS mode recommended external components and characteristics

The following table shows the recommended components to be used in SMPS regulation mode.

Part name	Part type	Nominal	Description
Q1	p-MOS	3 A - 20 V	SQ2301ES / FDC642P or equivalent: low threshold p-MOS, Vth < 2.0 V, Rdson @ 4.5 V < 100 m $\Omega,$ Cg < 5 nF
D1	Schottky	2 A - 20 V	SS8P3L or equivalent: Vishay™ low Vf Schottky diode
L	Inductor	3–4 µH - 1.5 A	Buck shielded coil low ESR
CI	Capacitor	22 µF - 20 V	Ceramic capacitor, total ESR < 70 m $\Omega$
CE	Capacitor	0.1 µF - 7 V	Ceramic—one capacitor for each V <sub>DD</sub> pin
CV	Capacitor	22 μF - 20 V	Ceramic $V_{DDPMC}$ (optional 0.1 $\mu$ F capacitor in parallel)
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to the p-MOS source)
R	Resistor	2.0-4.7 kΩ	Pullup for power p-MOS gate
СВ	Capacitor	22 µF - 20 V	Ceramic, connect 100 nF capacitor in parallel (as close as possible to package to reduce current loop from $V_{\rm DDPWR}$ to $V_{\rm SSPWR})$

#### Table 26. Recommended operating characteristics

The following diagram shows the SMPS configuration connection.



Figure 13. SMPS configuration

## NOTE

The REGSEL pin is tied to  $V_{DDPMC}$  to select SMPS. If REGSEL is 0, the chip boots with the linear regulator.

See Power sequencing requirements for details about  $V_{\text{DDPMC}}$  and  $V_{\text{DDPWR}}.$ 

The SMPS regulator characteristics appear in the following table.

Symbol	Parameter	Conditions	Value			Unit
Symbol	Falameter	Conditions	Min	Тур	Max	
SMPS <sub>CLOCK</sub>	SMPS oscillator frequency	Trimmed	825	1000	1220	kHz
SMPS <sub>SLOPE</sub>	SMPS soft-start ramp slope	_	0.01	0.025	0.05	V/µs
SMPS <sub>EFF</sub>	SMPS typical efficiency	_	_	70	—	%

Table 27. SMPS electrical characteristics

# 3.11.2 Power management integration

To ensure correct functionality of the device, use the following recommended integration scheme for LDO mode.



Figure 14. Recommended supply pin circuits

#### **Electrical characteristics**

## Table 29. Voltage monitor electrical characteristics<sup>1, 2</sup> (continued)

			Co	nfigura	tion		Value		
Symbol	Parameter	Conditions	Trim bits	Mask Opt.	Pow. Up	Min	Тур	Max	Unit
POR_HV	HV V <sub>DDPMC</sub> supply power	Rising voltage (powerup)	N/A	No	Enab.	2444	2600	2756	mV
	on reset threshold	Falling voltage (power down)				2424	2580	2736	
LVD_HV	HV internal V <sub>DDPMC</sub> supply	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	low voltage monitoring	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2946	3010	3066	
		Falling voltage (trimmed)				2934	2998	3044	
HVD_HV	HV internal V <sub>DDPMC</sub> supply	Rising voltage	4bit	Yes	Disab.	5696	5860	5968	mV
	high voltage monitoring	Falling voltage				5666	5830	5938	
LVD_FLASH	FLASH supply low voltage	Rising voltage (untrimmed)	4bit	No	Enab.	2935	3023	3112	mV
	monitoring	Falling voltage (untrimmed)				2922	3010	3099	
		Rising voltage (trimmed)				2956	3010	3053	
		Falling voltage (trimmed)				2944	2998	3041	
HVD_FLASH	FLASH supply high	Rising voltage	4bit	Yes	Disab.	3456	3530	3584	mV
	voltage monitoring <sup>o</sup>	Falling voltage				3426	3500	3554	
LVD_IO	Main I/O V <sub>DDEH1</sub> supply	Rising voltage (untrimmed)	4bit	No	Enab.	3250	3350	3488	mV
	low voltage monitoring	Falling voltage (untrimmed)				3220	3320	3458	
		Rising voltage (trimmed)				3347	3420	3468	
		Falling voltage (trimmed)				3317	3390	3438	
t <sub>VDASSERT</sub>	Voltage detector threshold crossing assertion	—	_	—	-	0.1	—	2.0	μs
t <sub>VDRELEASE</sub>	Voltage detector threshold crossing de-assertion	_			_	5		20	μs

- 1. LVD is released after t<sub>VDRELEASE</sub> temporization when upper threshold is crossed; LVD is asserted t<sub>VDASSERT</sub> after detection when lower threshold is crossed.
- 2. HVD is released after t<sub>VDRELEASE</sub> temporization when lower threshold is crossed; HVD is asserted t<sub>VDASSERT</sub> after detection when upper threshold is crossed.
- 3. POR098\_c threshold is an untrimmed value, before the completion of the power-up sequence. All other LVD/HVD thresholds are provided after trimming.
- 4. LV internal supply levels are measured on device internal supply grid after internal voltage drop.
- 5. LV external supply levels are measured on the die side of the package bond wire after package voltage drop.
- 6. V<sub>DDFLA</sub> range is guaranteed when internal flash memory regulator is used.

# 3.11.4 Power sequencing requirements

Requirements for power sequencing include the following.



Figure 24. Nexus TCK, TDI, TMS, TDO Timing

## 3.13.5 External Bus Interface (EBI) timing Table 38. Bus operation timing<sup>1</sup>

Snoc	Characteristic	Symbol	66 MHz (Ext. bus freq.) <sup>2, 3</sup>		Unit	Notes
Spec	Characteristic	Symbol	Min	Мах		Notes
1	D_CLKOUT Period	t <sub>C</sub>	15.2	—	ns	Signals are measured at 50%
						V <sub>DDE</sub> .
2	D_CLKOUT Duty Cycle	t <sub>CDC</sub>	45%	55%	t <sub>C</sub>	—
3	D_CLKOUT Rise Time	t <sub>CRT</sub>	—	4	ns	—
4	D_CLKOUT Fall Time	t <sub>CFT</sub>	—	4	ns	—

Table continues on the next page...

**Electrical characteristics** 



Figure 30. eTPU timing

## 3.13.8 eMIOS timing Table 41. eMIOS timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t <sub>MIPW</sub>	4	—	t <sub>CYC_PER</sub> <sup>2</sup>
2	eMIOS Output Pulse Width	t <sub>MOPW</sub>	1 <sup>3</sup>	—	t <sub>CYC_PER</sub> <sup>2</sup>

- 1. eMIOS timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.
- 2. For further information on  $t_{CYC_PER}$ , see Table 3.
- 3. This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 31. eMIOS timing

# 3.13.9 DSPI timing with CMOS and LVDS pads

## NOTE

The DSPI in TSB mode with LVDS pads can be used to implement the Micro Second Channel (MSC) bus protocol.

DSPI channel frequency support is shown in Table 42. Timing specifications are shown in Table 43, Table 44, Table 45, Table 46, and Table 47.

	DSPI use mode	Max usable frequency (MHz) <sup>1, 2</sup>
CMOS (Master mode) Full duplex – Classic timing (Table 43)		17
	Full duplex – Modified timing (Table 44)	30
	Output only mode (SCK/SOUT/PCS) (Table 43 and Table 44)	30
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 47)	30
LVDS (Master mode)	Full duplex – Modified timing (Table 45)	30
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 46)	40

### Table 42. DSPI channel frequency support

1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

2. Maximum usable frequency does not take into account external device propagation delay.

## 3.13.9.1 DSPI master mode full duplex timing with CMOS and LVDS pads

## 3.13.9.1.1 DSPI CMOS Master Mode — Classic Timing

Table 43. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or  $1^1$ 

#	Symbol	Charactoristic	Condition	2	Value	9 <sup>3</sup>	Unit
#	Symbol	Characteristic	Pad drive <sup>4</sup>	Load (C <sub>L</sub> )	Min	Max	
1	t <sub>SCK</sub>	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	_	ns
			PCR[SRC]=10b	50 pF	80.0	_	]
			PCR[SRC]=01b	50 pF	200.0	_	
2	t <sub>CSC</sub>	PCS to SCK delay	PCR[SRC]=11b	25 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$	_	ns
			PCR[SRC]=10b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$	_	]
			PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 18$	_	
			PCS: PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 45$		]
			SCK: PCR[SRC]=10b				

Table continues on the next page...



Figure 33. DSPI CMOS master mode – classic timing, CPHA = 1



Figure 34. DSPI PCS strobe (PCSS) timing (master mode)

#### 3.13.9.1.2 DSPI CMOS Master Mode – Modified Timing Table 44. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1<sup>1</sup>

<b>"</b>	Symbol	Charactoristic	Condition	2	Value	3	Unit
#	Symbol	Characteristic	Pad drive <sup>4</sup>	Load (C <sub>L</sub> )	Min	Мах	
1	t <sub>SCK</sub>	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	—	ns
			PCR[SRC]=10b	50 pF	80.0	_	
			PCR[SRC]=01b	50 pF	200.0		
2	t <sub>CSC</sub>	PCS to SCK delay	PCR[SRC]=11b	25 pF	(N <sup>5</sup> × t <sub>SYS</sub> <sup>, 6</sup> ) – 16	_	ns
			PCR[SRC]=10b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$	_	
			PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 18$		
			PCS: PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 45$	_	
			SCK: PCR[SRC]=10b				

Table continues on the next page ...

# Table 47. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock 1, 2 (continued)

#	Symbol	Characteristic	Condition	3	Va	ue <sup>4</sup>	Unit
#	Symbol	Characteristic	Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max	
3	t <sub>CSH</sub>	PCS hold after SCK <sup>6</sup>	PCR[SRC]=11b	PCS: 0 pF	-14	—	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	-14	_	ns
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	-33	_	ns
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	-35	_	ns
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t <sub>SDC</sub>	SCK duty cycle <sup>7</sup>	PCR[SRC]=11b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns
			PCR[SRC]=10b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns
			PCR[SRC]=01b	0 pF	1/2t <sub>SCK</sub> – 5	1/2t <sub>SCK</sub> + 5	ns
			SOUT data valid time (aft	ter SCK edge)			
9	t <sub>SUO</sub>	SOUT data valid time	PCR[SRC]=11b	25 pF		7.0	ns
		from SCK	PCR[SRC]=10b	50 pF		8.0	ns
		CPHA = 1 <sup>8</sup>	PCR[SRC]=01b	50 pF		18.0	ns
			SOUT data hold time (aft	er SCK edge)			
10	t <sub>HO</sub>	SOUT data hold time	PCR[SRC]=11b	25 pF	-9.0		ns
		after SCK	PCR[SRC]=10b	50 pF	-10.0		ns
		CPHA = 1 <sup>o</sup>	PCR[SRC]=01b	50 pF	-21.0		ns

1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.

- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.

6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI\_CLKn. This timing value is due to pad delays and signal propagation delays.

- 7. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 8. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



Figure 40. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1

# 3.13.10 FEC timing

# 3.13.10.1 MII receive signal timing (RXD[3:0], RX\_DV, and RX\_CLK)

The receiver functions correctly up to a RX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX\_CLK frequency.

Symbol	Characteristic	Va	lue	Unit	
Symbol		Min	Мах	Onit	
M1	RXD[3:0], RX_DV to RX_CLK setup	5	—	ns	
M2	RX_CLK to RXD[3:0], RX_DV hold	5	—	ns	
M3	RX_CLK pulse width high	35%	65%	RX_CLK period	
M4	RX_CLK pulse width low	35%	65%	RX_CLK period	

Table 48. MII receive signal timing<sup>1</sup>

1. All timing specifications valid to the pad input levels defined in I/O pad current specifications.



Figure 41. MII receive signal timing diagram

# 3.13.10.2 MII transmit signal timing (TXD[3:0], TX\_EN, and TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX\_CLK frequency.

The transmit outputs (TXD[3:0], TX\_EN) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of noncompliant MII PHYs.

Refer to the *MPC5777C Microcontroller Reference Manual's* Fast Ethernet Controller (FEC) chapter for details of this option and how to enable it.

Symbol	Characteristic	Va	lue <sup>2</sup>	Lipit	
Symbol	Characteristic	Min	Max	Onit	
M5	TX_CLK to TXD[3:0], TX_EN invalid	4.5	_	ns	
M6	TX_CLK to TXD[3:0], TX_EN valid		25	ns	
M7	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	TX_CLK pulse width low	35%	65%	TX_CLK period	

 Table 49. MII transmit signal timing<sup>1</sup>

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

#### **Document revision history**

Part number <sup>1</sup>	Package description	Speed (MHz) <sup>2</sup> -	Operating temperature <sup>3</sup>	
			Min (T <sub>L</sub> )	Max (T <sub>H</sub> )
SPC5777CCK3MME3	MPC5777C 416 package	264	–40 °C	125 °C
	Lead-free (Pb-free)			
SPC5777CK3MME3	MPC5777C 416 package	264	_40 °C	125 °C
	Lead-free (Pb-free)			
SPC5777CCK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C
	Lead-free (Pb-free)			
SPC5777CK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C
	Lead-free (Pb-free)			

 Table 56.
 Example orderable part numbers

1. All packaged devices are PPC5777C, rather than MPC5777C or SPC5777C, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete.

Not all configurations are available in the PPC parts.

- 2. For the operating mode frequency of various blocks on the device, see Table 3.
- 3. The lowest ambient operating temperature is referenced by  $T_L$ ; the highest ambient operating temperature is referenced by  $T_H$ .

# 6 Document revision history

The following table summarizes revisions to this document since the previous release.

## Table 57. Revision history

Revision	Date	Description of changes
11	04/2017	<ul> <li>In Figure 47 of Ordering information, added codes and firmware version information in definition of "Optional features field"</li> <li>At end of line for (<i>blank</i>), added "version 2.07"</li> <li>Added line for A</li> <li>At end of line for R, added "version 2.08"</li> <li>At end of line for C, added "version 2.07"</li> <li>Added line for D</li> <li>At end of line for L, added "version 2.08"</li> </ul>