



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BGA
Supplier Device Package	516-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777crk3mmo3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
  - Two separate analog converters per eQADC module
  - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
  - Interface to twelve hardware Decimation Filters
  - Enhanced "Tap" command to route any conversion to two separate Decimation Filters
- Four independent 16-bit Sigma-Delta ADCs (SDADCs)
- 10-channel Reaction Module
- Ethernet (FEC)
- Two PSI5 modules
- Two SENT Receiver (SRX) modules supporting 12 channels
- Zipwire: SIPI and LFAST modules
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M\_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
  - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
  - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability





Figure 4. I/O input DC electrical characteristics definition

Symbol	abol Parameter Conditions			Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
V <sub>IHCMOS_H</sub>	Input high level CMOS (with	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.65 * V <sub>DDEx</sub>	_	V <sub>DDEx</sub> + 0.3	V
	hysteresis)	4.5 V < V <sub>DDEx</sub> < 5.5 V				
V <sub>IHCMOS</sub>	Input high level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.55 * V <sub>DDEx</sub>	_	V <sub>DDEx</sub> + 0.3	V
	hysteresis)	4.5 V < V <sub>DDEx</sub> < 5.5 V				
V <sub>ILCMOS_H</sub>	Input low level CMOS (with	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	-0.3	_	0.35 * V <sub>DDEx</sub>	V
	hysteresis)	4.5 V < V <sub>DDEx</sub> < 5.5 V				
VILCMOS	Input low level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	-0.3	_	0.4 * V <sub>DDEx</sub>	V
	hysteresis)	4.5 V < V <sub>DDEx</sub> < 5.5 V				
V <sub>HYSCMOS</sub>	Input hysteresis CMOS	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.1 * V <sub>DDEx</sub>		—	V
		4.5 V < V <sub>DDEx</sub> < 5.5 V				
		Input Characteristics <sup>1</sup>				
I <sub>LKG</sub>	Digital input leakage	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	—		2.5	μA
I <sub>LKG_FAST</sub>	Digital input leakage for EBI address/control signal pads	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	—	—	2.5	μA
I <sub>LKGA</sub>	Analog pin input leakage (5 V range)	$V_{SSA\_SD} < V_{IN} < V_{DDA\_SD}, \\ V_{SSA\_EQ} < V_{IN} < V_{DDA\_EQA/B}$	—	_	220	nA
C <sub>IN</sub>	Digital input capacitance	GPIO and EBI input pins	_		7	pF

Table 6. I/O input DC electrical characteris	stics
--	-------

1. For LFAST, microsecond bus, and LVDS input characteristics, see dedicated communication module sections.

Table 7 provides current specifications for weak pullup and pulldown.

- 5. Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V<sub>BH</sub> and \$000 for values less than V<sub>BL</sub>. Other channels are not affected by non-disruptive conditions.
- 6. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V<sub>POSCLAMP</sub> = V<sub>DDA</sub> + 0.5 V and V<sub>NEGCLAMP</sub> = -0.3 V, then use the larger of the calculated values.
- 8. Condition applies to two adjacent pins at injection limits.
- 9. Performance expected with production silicon.
- 10. All channels have same 10 k $\Omega$  < Rs < 100 k $\Omega$  Channel under test has Rs = 10 k $\Omega$ ,  $I_{INJ}=I_{INJMAX}$ ,  $I_{INJMIN}$ .
- 11. The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.
- 12. TUE does not apply to differential conversions.
- Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed as indicated.
- 14. Guaranteed 10-bit monotonicity.
- 15. At  $V_{RH\_EQ} V_{RL\_EQ}$  = 5.12 V, one LSB = 1.25 mV.

# 3.8.2 Sigma-Delta ADC (SDADC)

The SDADC is a 16-bit Sigma-Delta analog-to-digital converter with a 333 Ksps maximum output conversion rate.

### NOTE

The voltage range is 4.5 V to 5.5 V for SDADC specifications, except where noted otherwise.

Symbol	Poromotor	Parameter Conditions		Value			
Symbol	Farameter	Conditions	Min	Тур	Мах	Unit	
V <sub>IN</sub>	ADC input signal	—	0	_	V <sub>DDA_SD</sub>	V	
V <sub>IN_PK2PK</sub> <sup>1</sup>	Input range peak to peak	Single ended	V <sub>RH_SD</sub> /GAIN			V	
		$V_{\rm INM} = V_{\rm RL}_{\rm SD}$					
	$V_{IN_{PK2PK}} = V_{INP}^{2} - V_{INM}^{3}$	Single ended		±0.5*V <sub>RF</sub>	I_SD		
		$V_{INM} = 0.5^* V_{RH_{SD}}$					
		GAIN = 1					
		Single ended	±V <sub>RH_SD</sub> /GAIN				
		$V_{INM} = 0.5^* V_{RH\_SD}$					
		GAIN = 2,4,8,16					
		Differential	±V <sub>RH_SD</sub> /GAIN				
		0 < V <sub>IN</sub> < V <sub>DDEx</sub>					
f <sub>ADCD_M</sub>	SD clock frequency <sup>4</sup>	—	4	14.4	16	MHz	
f <sub>ADCD_S</sub>	Conversion rate	_	—		333	Ksps	
	Oversampling ratio	Internal modulator	24		256	—	
RESOLUTION	SD register resolution <sup>5</sup>	2's complement notation		16		bit	

### Table 18. SDADC electrical specifications

Table continues on the next page...

O make at	nhal Davamatar Canditiana		Linit			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
GAIN	ADC gain	Defined through SDADC_MCR[PGAN]. Only integer powers of 2 are valid gain values.	1	_	16	
δ <sub>GAIN</sub> Ι	Absolute value of the ADC gain error <sup>6, 7</sup>	Before calibration (applies to gain setting = 1)		_	1.5	%
		After calibration	-	—	5	mV
		$\Delta V_{RH\_SD} < 5\%$ , $\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 50 \ ^{\circ}{\rm C}$				
		After calibration	_	—	7.5	
		$\Delta V_{RH\_SD} < 5\%$ , $\Delta V_{DDA\_SD} < 10\%$				
		ΔT <sub>J</sub> < 100 °C				
		After calibration		—	10	
		$\Delta V_{RH\_SD} < 5\%, \Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 150 \ ^{\circ}{\rm C}$				
V <sub>OFFSET</sub>	Conversion offset <sup>6, 7</sup>	Before calibration (applies to all gain settings: 1, 2, 4, 8, 16)	_	10*(1+1/ gain)	20	mV
		After calibration		—	5	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 50 \ ^{\circ}{\rm C}$				
		After calibration	_	—	7.5	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 100 \ ^{\circ}{\rm C}$				
		After calibration	_	—	10	
		$\Delta V_{DDA\_SD} < 10\%$				
		$\Delta T_{\rm J} < 150 \ ^{\circ}{\rm C}$				

Table 18.	SDADC electrical	specifications	(continued)
Table 10.	SDADC electrical	specifications	(continueu)

Table continues on the next page ...

### Table 20. LVDS pad startup and receiver electrical characteristics<sup>1</sup> (continued)

Symbol	Devemeter	Conditions	Value			Unit
Symbol	Parameter	Conditions	Min	Тур	Max	
t <sub>PD2NM_TX</sub>	Transmitter startup time (power down to Normal mode) <sup>5</sup>	—	-	0.4	2.75	μs
t <sub>SM2NM_TX</sub>	Transmitter startup time (Sleep mode to Normal mode) <sup>6</sup>	Not applicable to the MSC/DSPI LVDS pad	—	0.2	0.5	μs
t <sub>PD2NM_RX</sub>	Receiver startup time (power down to Normal mode) <sup>7</sup>	—	—	20	40	ns
t <sub>PD2SM_RX</sub>	Receiver startup time (power down to Sleep mode) <sup>8</sup>	Not applicable to the MSC/DSPI LVDS pad	—	20	50	ns
I <sub>LVDS_BIAS</sub>	LVDS bias current consumption	Tx or Rx enabled		—	0.95	mA
	TRANSMISSION LINE	CHARACTERISTICS (PCB Track)				
Z <sub>0</sub>	Transmission line characteristic impedance	—	47.5	50	52.5	Ω
Z <sub>DIFF</sub>	Transmission line differential impedance	—	95	100	105	Ω
		RECEIVER		-		
V <sub>ICOM</sub>	Common mode voltage	—	0.15 <sup>9</sup>	_	1.6 <sup>10</sup>	V
ΔVII	Differential input voltage	—	100		—	mV
V <sub>HYS</sub>	Input hysteresis	—	25		—	mV
R <sub>IN</sub>	Terminating resistance	V <sub>DDEH</sub> = 3.0 V to 5.5 V	80	125	150	Ω
C <sub>IN</sub>	Differential input capacitance <sup>11</sup>	—	_	3.5	6.0	pF
I <sub>LVDS_RX</sub>	Receiver DC current consumption	Enabled	_	_	0.5	mA

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST and the MSC/DSPI LVDS pad except where noted in the conditions.

- 2. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-Speed Debug modules.
- 3. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
- 4. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
- 5. Total transmitter startup time from power down to normal mode is t<sub>STRT\_BIAS</sub> + t<sub>PD2NM\_TX</sub> + 2 peripheral bridge clock periods.
- Total transmitter startup time from sleep mode to normal mode is t<sub>SM2NM\_TX</sub> + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- Total receiver startup time from power down to normal mode is t<sub>STRT\_BIAS</sub> + t<sub>PD2NM\_RX</sub> + 2 peripheral bridge clock periods.
   Total receiver startup time from power down to sleep mode is t<sub>PD2SM\_RX</sub> + 2 peripheral bridge clock periods. Bias block
- remains enabled in sleep mode.
- 9. Absolute min = 0.15 V (285 mV/2) = 0 V
- 10. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
- 11. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions. For bare die devices, subtract the package value given in Figure 11.

### Table 21. LFAST transmitter electrical characteristics<sup>1</sup>

Symbol	Parameter	Conditions Min T		Conditions	Value		Unit
Symbol	Falanielei		Min	Тур	Max	Unit	
f <sub>DATA</sub>	Data rate	—	_	—	240	Mbps	

Table continues on the next page...

The following table shows the recommended components to be used in LDO regulation mode.

Part name	Part type	Nominal	Description
Q1	NPN BJT	h <sub>FE</sub> = 400	NJD2873: ON Semiconductor LDO voltage regulator controller (VRC)
CI	Capacitor	4.7 µF - 20 V	Ceramic capacitor, total ESR < 70 m $\Omega$
CE	Capacitor	0.047–0.049 µF - 7 V	Ceramic—one capacitor for each V <sub>DD</sub> pin
CV	Capacitor	22 µF - 20 V	Ceramic V <sub>DDPMC</sub> (optional 0.1 µF)
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to NPN collector)
СВ	Capacitor	0.1 µF - 7 V	Ceramic V <sub>DDPWR</sub>
R	Resistor	Application specific	Optional; reduces thermal loading on the NPN with high $V_{\text{DDPMC}}$ levels

Table 25. Recommended operating characteristics

The following diagram shows the LDO configuration connection.



Figure 12. VRC 1.2 V LDO configuration

# 3.11.1.2 SMPS mode recommended external components and characteristics

The following table shows the recommended components to be used in SMPS regulation mode.

Part name	Part type	Nominal	Description
Q1	p-MOS	3 A - 20 V	SQ2301ES / FDC642P or equivalent: low threshold p-MOS, Vth < 2.0 V, Rdson @ 4.5 V < 100 m $\Omega,$ Cg < 5 nF
D1	Schottky	2 A - 20 V	SS8P3L or equivalent: Vishay™ low Vf Schottky diode
L	Inductor	3–4 µH - 1.5 A	Buck shielded coil low ESR
CI	Capacitor	22 µF - 20 V	Ceramic capacitor, total ESR < 70 m $\Omega$
CE	Capacitor	0.1 µF - 7 V	Ceramic—one capacitor for each V <sub>DD</sub> pin
CV	Capacitor	22 μF - 20 V	Ceramic $V_{DDPMC}$ (optional 0.1 $\mu$ F capacitor in parallel)
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to the p-MOS source)
R	Resistor	2.0-4.7 kΩ	Pullup for power p-MOS gate
СВ	Capacitor	22 µF - 20 V	Ceramic, connect 100 nF capacitor in parallel (as close as possible to package to reduce current loop from $V_{\rm DDPWR}$ to $V_{\rm SSPWR})$

### Table 26. Recommended operating characteristics

The following diagram shows the SMPS configuration connection.



Figure 13. SMPS configuration

## NOTE

The REGSEL pin is tied to  $V_{DDPMC}$  to select SMPS. If REGSEL is 0, the chip boots with the linear regulator.

See Power sequencing requirements for details about  $V_{\text{DDPMC}}$  and  $V_{\text{DDPWR}}.$ 

The SMPS regulator characteristics appear in the following table.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min	Тур	Max	
SMPS <sub>CLOCK</sub>	SMPS oscillator frequency	Trimmed	825	1000	1220	kHz
SMPS <sub>SLOPE</sub>	SMPS soft-start ramp slope	_	0.01	0.025	0.05	V/µs
SMPS <sub>EFF</sub>	SMPS typical efficiency	_	_	70	—	%

Table 27. SMPS electrical characteristics

# 3.11.2 Power management integration

To ensure correct functionality of the device, use the following recommended integration scheme for LDO mode.



Figure 14. Recommended supply pin circuits

### NOTE

In these descriptions, *star route layout* means a track split as close as possible to the power supply source. Each of the split tracks is routed individually to the intended end connection.

- 1. For both LDO mode and SMPS mode, V<sub>DDPMC</sub> and V<sub>DDPWR</sub> must be connected together (shorted) to ensure aligned voltage ramping up/down. In addition:
  - For SMPS mode, a star route layout of the power track is required to minimize mutual noise. If SMPS mode is not used, the star route layout is not required. V<sub>DDPWR</sub> is the supply pin for the SMPS circuitry.
  - For 3.3 V operation,  $V_{DDFLA}$  must also be star routed and shorted to  $V_{DDPWR}$ and  $V_{DDPMC}$ . This triple connection is required because 3.3 V does not guarantee correct functionality of the internal  $V_{DDFLA}$  regulator. Consequently,  $V_{DDFLA}$  is supplied externally.
- 2. V<sub>DDA MISC</sub>: IRC operation is required to provide the clock for chip startup.
  - The V<sub>DDPMC</sub>, V<sub>DD</sub>, and V<sub>DDEH1</sub> (reset pin pad segment) supplies are monitored. They hold IRC until all of them reach operational voltage. In other words, V<sub>DDA\_MISC</sub> must reach its specified minimum operating voltage before or at the same time that all of these monitored voltages reach their respective specified minimum voltages.
  - An alternative is to connect the same supply voltage to both  $V_{DDEH1}$  and  $V_{DDA\_MISC}$ . This alternative approach requires a star route layout to minimize mutual noise.
- 3. Multiple  $V_{DDEx}$  supplies can be powered up in any order.

During any time when  $V_{DD}$  is powered up but  $V_{DDEx}$  is not yet powered up: pad outputs are unpowered.

During any time when  $V_{DDEx}$  is powered up before all other supplies: all pad output buffers are tristated.

- 4. Ramp up  $V_{DDA EQ}$  before  $V_{DD}$ . Otherwise, a reset might occur.
- 5. When the device is powering down while using the internal SMPS regulator,  $V_{DDPMC}$  and  $V_{DDPWR}$  supplies must ramp down through the voltage range from 2.5 V to 1.5 V in less than 1 second. Slower ramp-down times might result in reduced lifetime reliability of the device.

# 3.12.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



# 3.12.5 Flash memory AC timing specifications Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t <sub>psus</sub>	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	_	9.4 plus four system clock periods	11.5 plus four system clock periods	μs
t <sub>esus</sub>	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	_	16 plus four system clock periods	20.8 plus four system clock periods	μs
t <sub>res</sub>	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	_	—	100	ns

Table continues on the next page...

Table 34.	Flash mem	ory read	wait-state	and a	address-p	pipeline	control	combina	tions
	(continued)								

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f <sub>PLATF</sub> clock periods)	Flash memory read latency on mini-cache hit (# of f <sub>PLATF</sub> clock periods)
100 MHz < f <sub>PLATF</sub> ≤ 133 MHz	3	1	6	1

# 3.13 AC timing

# 3.13.1 Generic timing diagrams

The generic timing diagrams in Figure 16 and Figure 17 apply to all I/O pins with pad types SR and FC. See the associated MPC5777C Microsoft Excel® file in the Reference Manual for the pad type for each pin.



Figure 16. Generic output delay/hold timing

**Electrical characteristics** 



Figure 18. Reset and configuration pin timing

## 3.13.3 IEEE 1149.1 interface timing Table 36. JTAG pin AC electrical characteristics<sup>1</sup>

<b>"</b>	Symbol	Characteristic		Value		
#	Symbol	Characteristic	Min	Max	Unit	
1	t <sub>JCYC</sub>	TCK cycle time	100	—	ns	
2	t <sub>JDC</sub>	TCK clock pulse width	40	60	%	
3	t <sub>TCKRISE</sub>	TCK rise and fall times (40%–70%)		3	ns	
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	TMS, TDI data setup time	5	_	ns	
5	t <sub>TMSH</sub> , t <sub>TDIH</sub>	TMS, TDI data hold time	5	_	ns	
6	t <sub>TDOV</sub>	TCK low to TDO data valid		16 <sup>2</sup>	ns	
7	t <sub>TDOI</sub>	TCK low to TDO data invalid	0	_	ns	
8	t <sub>TDOHZ</sub>	TCK low to TDO high impedance	_	15	ns	
9	t <sub>JCMPPW</sub>	JCOMP assertion time	100	—	ns	
10	t <sub>JCMPS</sub>	JCOMP setup time to TCK low	40	_	ns	
11	t <sub>BSDV</sub>	TCK falling edge to output valid		600 <sup>3</sup>	ns	
12	t <sub>BSDVZ</sub>	TCK falling edge to output valid out of high impedance	—	600	ns	
13	t <sub>BSDHZ</sub>	TCK falling edge to output high impedance	—	600	ns	
14	t <sub>BSDST</sub>	Boundary scan input valid to TCK rising edge	15		ns	
15	t <sub>BSDHT</sub>	TCK rising edge to boundary scan input invalid	15		ns	

1. These specifications apply to JTAG boundary scan only. See Table 37 for functional specifications.

- 2. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
- 3. Applies to all pins, limited by pad slew rate. Refer to I/O delay and transition specification and add 20 ns for JTAG delay.

 Table 38. Bus operation timing<sup>1</sup> (continued)

Sman	Characteristic	Symbol	66 MHz (Ext.	bus freq.) <sup>2, 3</sup>	Unit	Notoo
Spec	Characteristic	Symbol	Min	Max	Unit	NOTES
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time)	t <sub>COH</sub>	1.0/1.5		ns	Hold time selectable via SIU_ECCR[EBTS] bit:
	D ADD[9:30]					EBIS = 0: 1.0 ns
	D BDIP					EBIS = 1: 1.5  ns
	D CS[0:3]					
	D DAT[0:15]					
	D OE					
	D RD WR					
	D TA					
	D TS					
	D WE[0:3]/D BE[0:3]					
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay)	t <sub>COV</sub>	_	8.5/9.0	ns	Output valid time selectable via SIU_ECCR[EBTS] bit:
	D_ADD[9:30]					EBTS = 0: 8.5 ns
	D_BDIP					EBTS = 1: 9.0 ns
	D_CS[0:3]					
	D_DAT[0:15]			11.5		_
	D_OE			8.5/9.0		Output valid time selectable via
	D_RD_WR					SIU_ECCR[EBTS] bit:
	D_TA					EBTS = 0: 8.5 ns
	D_TS					EBTS = 1: 9.0 ns
	D_WE[0:3]/D_BE[0:3]					
7	Input Signal Valid to D_CLKOUT Posedge (Setup Time)	t <sub>CIS</sub>	7.5		ns	_
	D_ADD[9:30]					
	D_DAT[0:15]					
	D_RD_WR					
	D_TA					
	D_TS					
8	D_CLKOUT Posedge to Input Signal Invalid (Hold Time)	t <sub>СІН</sub>	1.0		ns	—
	D_ADD[9:30]					
	D_DAT[0:15]					
	D_RD_WR					
	D_TA					
	D_TS					
9	D_ALE Pulse Width	t <sub>APW</sub>	6.5	_	ns	The timing is for Asynchronous external memory system.

Table continues on the next page...



Figure 35. DSPI CMOS master mode – modified timing, CPHA = 0



Figure 36. DSPI CMOS master mode – modified timing, CPHA = 1



Figure 38. DSPI LVDS master mode – modified timing, CPHA = 0



Figure 39. DSPI LVDS master mode – modified timing, CPHA = 1

### 3.13.9.1.4 DSPI Master Mode – Output Only

# Table 46. DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock<sup>1, 2</sup>

щ	Symbol	Characteriatia	Condit	ion <sup>3</sup>	Va	Unit		
#	Symbol	Characteristic	Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max	Onit	
1	t <sub>SCK</sub>	SCK cycle time	LVDS	15 pF to 50 pF differential	25		ns	
2	t <sub>CSV</sub>	PCS valid after SCK <sup>6</sup>	PCR[SRC]=11b	25 pF	_	8	ns	
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	50 pF	_	12	ns	
3	t <sub>CSH</sub>	PCS hold after SCK <sup>6</sup>	PCR[SRC]=11b	0 pF	-4.0	_	ns	
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	0 pF	-4.0	_	ns	
4	t <sub>SDC</sub>	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns	
			SOUT data valid time	(after SCK edge)				
5	t <sub>SUO</sub>	SOUT data valid time from SCK <sup>7</sup>	LVDS	15 pF to 50 pF differential		6	ns	
	SOUT data hold time (after SCK edge)							
6	t <sub>HO</sub>	SOUT data hold time after SCK <sup>7</sup>	LVDS	15 pF to 50 pF differential	-7.0		ns	

- 1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
- 2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
- 3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI\_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

# Table 47. DSPI CMOS master timing – output only – timed serial bus modeTSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock $^{1, 2}$

#	Symbol	Characteristic	Condition	3	Va	Unit	
"	# Symbol		Pad drive <sup>5</sup>	Load (C <sub>L</sub> )	Min	Max	
1	t <sub>SCK</sub>	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	—	ns
			PCR[SRC]=10b	50 pF	80.0	_	ns
			PCR[SRC]=01b	50 pF	200.0	—	ns
2	t <sub>CSV</sub>	PCS valid after SCK <sup>6</sup>	PCR[SRC]=11b	25 pF	7	_	ns
			PCR[SRC]=10b	50 pF	8	_	ns
			PCR[SRC]=01b	50 pF	18		ns
			PCS: PCR[SRC]=01b	50 pF	45	—	ns
			SCK: PCR[SRC]=10b				

Table continues on the next page ...



Figure 41. MII receive signal timing diagram

# 3.13.10.2 MII transmit signal timing (TXD[3:0], TX\_EN, and TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX\_CLK frequency.

The transmit outputs (TXD[3:0], TX\_EN) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of noncompliant MII PHYs.

Refer to the *MPC5777C Microcontroller Reference Manual's* Fast Ethernet Controller (FEC) chapter for details of this option and how to enable it.

Symbol	Characteristic	Va	lue <sup>2</sup>	Unit	
Symbol	Characteristic	Min	Max	Onit	
M5	TX_CLK to TXD[3:0], TX_EN invalid	4.5	_	ns	
M6	TX_CLK to TXD[3:0], TX_EN valid		25	ns	
M7	TX_CLK pulse width high	35%	65%	TX_CLK period	
M8	TX_CLK pulse width low	35%	65%	TX_CLK period	

Table 49. MII transmit signal timing<sup>1</sup>

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

![](_page_18_Figure_1.jpeg)

Figure 42. MII transmit signal timing diagram

### 3.13.10.3 MII async inputs signal timing (CRS) Table 50. MII async inputs signal timing

Symbol	Characteristic	Va	lue	Unit	
Symbol		Min	Max	Onit	
M9	CRS minimum pulse width	1.5	_	TX_CLK period	

![](_page_18_Figure_5.jpeg)

Figure 43. MII async inputs timing diagram

# 3.13.10.4 MII and RMII serial management channel timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

 Table 51. MII serial management channel timing<sup>1</sup>

Symbol	Characteristic	Va	lue <sup>2</sup>	Unit
Symbol		Min	Max	Onit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns
M12	MDIO (input) to MDC rising edge setup	10	_	ns
M13	MDIO (input) to MDC rising edge hold	0	_	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for  $C_L = 25 \text{ pF}$ , where  $C_L$  is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value

#### Package information

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Characteristic	Symbol	Value	Unit
Junction to Ambient <sup>1, 2</sup> Natural Convection (Single layer board)	R <sub>OJA</sub>	28.5	°C/W
Junction to Ambient <sup>1, 3</sup> Natural Convection (Four layer board 2s2p)	R <sub>OJA</sub>	20.0	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R <sub>ØJMA</sub>	21.3	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R <sub>ØJMA</sub>	15.5	°C/W
Junction to Board <sup>4</sup>	R <sub>ØJB</sub>	8.8	°C/W
Junction to Case <sup>5</sup>	R <sub>ØJC</sub>	4.8	°C/W
Junction to Package Top <sup>6</sup> Natural Convection	$\Psi_{JT}$	0.2	°C/W

### Table 55. Thermal characteristics, 516-ball MAPBGA package

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

# 4.1.1 General notes for thermal characteristics

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + \left( R_{\theta JA} * P_D \right)$$

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\Theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component

![](_page_20_Picture_0.jpeg)

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013–2017 NXP B.V.

Document Number MPC5777C Revision 11, 04/2017

![](_page_20_Picture_9.jpeg)

![](_page_20_Picture_10.jpeg)