

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	192KB (65.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj192ga106-e-pt

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 4-27: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	_		—	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	—	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	—	—	—		—	—	_	—	0100
OSCTUN	0748	—	—	—	-	—	—	—	—	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0		-	—	_	-	_	_	-	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 6.0 "Resets" for more information.

2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 8.0 "Oscillator Configuration" for more information.

#### TABLE 4-28: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR		_		_	_		ERASE			NVMOP3	NVMOP2	NVMOP1	NVMOP0	<sub>0000</sub> (1)
NVMKEY	0766	-	—	_		_	_	_	_				NVMK	EY<7:0>				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

#### TABLE 4-29: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	-	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_		ADC1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	—	_	—	—	CMPMD	RTCCMD	PMPMD	CRCMD	—	—	—	U3MD	I2C3MD	I2C2MD	—	0000
PMD4	0776	_	_	_	_	—	—	_	_	_	_	U4MD	_	REFOMD	CTMUMD	LVDMD	_	0000
PMD5	0778	_	—	—	—	—	—	—	IC9MD	—	—	—	—	—	—	_	OC9MD	0000
PMD6	077A	_	—	_	-	-	-	_	—	-		_	_	_	_	_	SPI3MD	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	_	—	—	_	_	_	
bit 15		• •	·				bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		_	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	
bit 7							bit (	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'		
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 14 bit 13-5 bit 4	0 = Use stand DISI: DISI In 1 = DISI inst 0 = DISI inst Unimplement INT4EP: Exte 1 = Interrupt of		vector table is bit e active 10' 4 Edge Detect F ge	Polarity Select b	it			
bit 3	1 = Interrupt c		ge	Polarity Select b	vit			
bit 2	1 = Interrupt o	rnal Interrupt 2 on negative ed on positive edg	ge	Polarity Select b	vit			
bit 1	1 = Interrupt o	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge						
bit 0	1 = Interrupt c	<ul> <li>0 = Interrupt on positive edge</li> <li>INTOEP: External Interrupt 0 Edge Detect Polarity Select bit</li> <li>1 = Interrupt on negative edge</li> <li>0 = Interrupt on positive edge</li> </ul>						

### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U3TXIP2	U3TXIP1	U3TXIP0		U3RXIP2	U3RXIP1	U3RXIP0
bit 15		•					bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	U3ERIP2	U3ERIP1	U3ERIP0		_	—	_
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						
bit 15	Unimplemen	ted: Read as '	י)				
bit 14-12	U3TXIP<2:0>	: UART3 Trans	smitter Interrup	ot Priority bits			
	111 = Interru	pt is priority 7 (l	nighest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	כ'				
bit 11 bit 10-8	-	ted: Read as ' : UART3 Rece		Prioritv bits			
	U3RXIP<2:0>	ted: Read as ' -: UART3 Rece pt is priority 7 (l	eiver Interrupt	•			
	U3RXIP<2:0>	: UART3 Rece	eiver Interrupt	•			
	U3RXIP<2:0> 111 = Interru •	▶: UART3 Rece pt is priority 7 (I	eiver Interrupt	•			
	U3RXIP<2:0> 111 = Interru	▶: UART3 Rece pt is priority 7 (I	iver Interrupt	•			
bit 10-8	U3RXIP<2:0> 111 = Interru	UART3 Rece pt is priority 7 (I pt is priority 1 pt source is dis	iver Interrupt nighest priority abled	•			
	U3RXIP<2:0> 111 = Interru	>: UART3 Rece pt is priority 7 (l pt is priority 1 pt source is dis <b>ted:</b> Read as 'u	iver Interrupt highest priority abled	vinterrupt)			
bit 10-8 bit 7	U3RXIP<2:0> 111 = Interru	UART3 Rece pt is priority 7 (I pt is priority 1 pt source is dis	iver Interrupt nighest priority abled o <sup>2</sup> Interrupt Prio	v interrupt)			
bit 10-8 bit 7	U3RXIP<2:0> 111 = Interru	UART3 Rece pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as 'i >: UART3 Error	iver Interrupt nighest priority abled o <sup>2</sup> Interrupt Prio	v interrupt)			
bit 10-8	U3RXIP<2:0> 111 = Interru	UART3 Rece pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as 'i >: UART3 Error	iver Interrupt nighest priority abled o <sup>2</sup> Interrupt Prio	v interrupt)			
bit 10-8 bit 7	U3RXIP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen U3ERIP<2:0> 111 = Interru .	<ul> <li>UART3 Recept is priority 7 (1)</li> <li>pt is priority 1</li> <li>pt source is dis</li> <li>ted: Read as '0</li> <li>UART3 Error</li> <li>pt is priority 7 (1)</li> </ul>	iver Interrupt nighest priority abled o <sup>2</sup> Interrupt Prio	v interrupt)			
bit 10-8	U3RXIP<2:0> 111 = Interru	<ul> <li>UART3 Recept is priority 7 (1)</li> <li>pt is priority 1</li> <li>pt source is dis</li> <li>ted: Read as '0</li> <li>UART3 Error</li> <li>pt is priority 7 (1)</li> </ul>	iver Interrupt highest priority abled o' Interrupt Prio highest priority	v interrupt)			

## REGISTER 7-35: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	SPI3IP2	SPI3IP1	SPI3IP0	—	SPF3IP2	SPF3IP1	SPF3IP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0			
bit 7							bit			
Legend:	1 - 1-14		L:4			l = = (0)				
R = Readab		W = Writable		-	mented bit, read					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	lown			
bit 15	Unimplomo	nted: Read as '	o'							
bit 14-12	•	SPI3 Event In		hite						
011 14-12		upt is priority 7 (								
	•		ingliest phonty	interrupt)						
	•									
	•									
		upt is priority 1	abled							
bit 11	000 = Interrupt source is disabled Unimplemented: Read as '0'									
bit 10-8	-	>: SPI3 Fault In		hite						
		upt is priority 7 (								
	•		ingliest phonty	interrupt)						
	•									
	•	unt in priority 1								
		upt is priority 1 upt source is dis	abled							
bit 7		nted: Read as '								
bit 6-4	-	>: UART4 Trans		t Priority hits						
		upt is priority 7 (	-	-						
	•		geet prienty							
	•									
	• 001 - Intern	unt in priority 1								
		upt is priority 1 upt source is dis	abled							
bit 3		nted: Read as '								
bit 2-0	-	>: UART4 Rece		Priority bits						
		upt is priority 7 (		-						
	•									
	•									
	• 001 - Interr	upt is priority 1								

## 10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

## 10.2 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the A/D port pins. Setting a port pin as an analog input also requires that the corresponding TRIS bit be set. If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

### 10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

## 10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins are always to be avoided. Table 10-1 summarizes the input capabilities. Refer to **Section 28.1 "DC Characteristics"** for more details.

**Note:** For easy identification, the pin diagrams at the beginning of this data sheet also indicate 5.5V tolerant pins with dark grey shading.

TABLE 10-1:

INPUT VOLTAGE LEVELS<sup>(1)</sup>

Port or Pin	Tolerated Input	Description
PORTA<10:9>	Vdd	Only VDD input
PORTB<15:0>	_	levels tolerated.
PORTC<15:12>		
PORTD<7:6>		
PORTF<0>		
PORTG<9:6>		
PORTA<15:14>,	5.5V	Tolerates input
PORTA<7:0>		levels above
PORTC<4:1>		VDD, useful for
PORTD<15:8>, PORTD<5:0>		most standard logic.
PORTE<9:0>		
PORTF<13:12>,		
PORTF<8:1>		
PORTG<15:12>,		
PORTG<3:0>		

Note 1: Not all port pins shown here are implemented on 64-pin and 80-pin devices. Refer to Section 1.0 "Device Overview" to confirm which ports are available in specific devices.

### EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISB NOP BTSS PORTB, #13

- ; Configure PORTB<15:8> as inputs
  ; and PORTB<7:0> as outputs
- ; Delay 1 cycle
- ; Next Instruction

DS39905E-page 128

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8
   RP21R<5:0>: RP21 Output Pin Mapping bits

   Peripheral output number n is assigned to pin, RP21 (see Table 10-3 for peripheral function numbers).

   bit 7-6
   Unimplemented: Read as '0'
- bit 5-0 **RP20R<5:0:>** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table 10-3 for peripheral function numbers).

### REGISTER 10-33: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP23 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP22 (see Table 10-3 for peripheral function numbers).

### REGISTER 13-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0						
—	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—						
bit 15							bit 8						
U-0	R/W-0	R/W-0	R-0, HCS	R-0, HCS	R/W-0	R/W-0	R/W-0						
	ICI1	ICI0	ICOV	ICBNE	ICM2 <sup>(1)</sup>	ICM1 <sup>(1)</sup>	ICM0 <sup>(1)</sup>						
bit 7							bit (						
Legend:		HCS = Hardv	vare Clearable/	Settable bit									
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'							
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkr	nown						
bit 15-14	Unimpleme	nted: Read as '	0'										
bit 13	ICSIDL: Inpu	it Capture x Mo	dule Stop in Idl	e Control bit									
		oture module ha											
		oture module co	•		e mode								
bit 12-10		>: Input Captur		DITS									
	•	111 = System clock (Fosc/2) 110 = Reserved											
		110 = Reserved 101 = Reserved											
	100 <b>= Time</b> r	100 = Timer1											
		011 = Timer5											
		010 = Timer4 001 = Timer2											
	000 = Timer												
bit 9-7	Unimpleme	nted: Read as '	0'										
bit 6-5	ICI<1:0>: Se	elect Number of	Captures per li	nterrupt bits									
		ot on every four		t									
		10 = Interrupt on every third capture event											
	01 = Interrupt on every second capture event 00 = Interrupt on every capture event												
bit 4		Capture x Over		a hit (rood only	<b>N</b>								
DIL 4		oture overflow c		g bit (read-only	)								
		capture overflo											
bit 3	-	t Capture x Buf		is bit (read-only	<b>y</b> )								
	•	oture buffer is n				n be read							
		oture buffer is e											
bit 2-0		nput Capture M											
		111 = Interrupt mode: Input capture functions as interrupt pin only when device is in Sleep or Idle mode											
		(rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled)											
		aler Capture m	,	n every 16th rig	sina edae								
		aler Capture m											
	011 = Simpl	le Capture mod	e: Capture on e	every rising edg	ge								
		e Capture mod					0. 1.1.						
		Detect Captur ol interrupt gene			ige (rising and	falling), ICI<1:	u> bits do no						
		capture module											
	ooo mput	sapta o module											

Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select".

## REGISTER 21-7: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
bit 7							bit 0
l egend.							

Legena.				
R = Readable bit	le bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 CSSL<15:0>: A/D Input Pin Scan Selection bits

1 = Corresponding analog channel selected for input scan

0 = Analog channel omitted from input scan

## 25.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
   Section 9. "Watchdog Timer (WDT)" (DS39697)
   Section 32. "High-Level Device Integration" (DS39719)
  - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ256GA110 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

## 25.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 25-1 through Register 25-5.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFh) which can only be accessed using table reads and table writes.

### 25.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ256GA110 FAMILY DEVICES

In PIC24FJ256GA110 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 25-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

## TABLE 25-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ256GA110 FAMILY DEVICES

Device	Configuration Word Addresses					
Device	1	2	3			
PIC24FJ64GA1	ABFEh	ABFCh	ABFAh			
PIC24FJ128GA1	157FEh	157FC	157FA			
PIC24FJ192GA1	20BFEh	20BFC	20BFA			
PIC24FJ256GA1	2ABFEh	2ABFC	2ABFA			

## 25.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 10  $\mu$ s for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. The length of TVREG is determined by the PMSLP bit (RCON<8>), as described in Section 25.2.5 "Voltage Regulator Standby Mode".

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up (POR or BOR only). When waking up from Sleep with the regulator disabled, the PMSLP bit determines the wake-up time. When operating with the regulator disabled, setting PMSLP can decrease the device wake-up time.

### 25.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ256GA110 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage specifications are provided in the *"PIC24FJ Family Reference Manual"*, **Section 7. "Reset"** (DS39712).

## 25.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note: For more information, see Section 28.0 "Electrical Characteristics".

#### 25.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically disables itself whenever the device goes into Sleep mode. This feature is controlled by the PMSLP bit (RCON<8>). By default, the bit is cleared, which removes power from the Flash program memory, and thus, enables Standby mode. When waking up from Standby mode, the regulator must wait for TVREG to expire before wake-up. This extra time is needed to ensure that the regulator can source enough current to power the Flash memory. For applications which require a faster wake-up time, it is possible to disable regulator Standby mode. The PMSLP bit can be set to turn off Standby mode so that the Flash stays powered when in Sleep mode and the device can wake-up without waiting for TVREG. When PMSLP is set, the power consumption while in Sleep mode, will be approximately 40  $\mu$ A higher than power consumption when the regulator is allowed to enter Standby mode.

## 25.3 Watchdog Timer (WDT)

For PIC24FJ256GA110 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
11102	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	None
	MOV	Wiss, Wdo	Move Wis to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
	MOV.D	Wis, Wid	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wha	{Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
MOL	MUL.SS		{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws) {Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
		Wb,Ws,Wnd		1	1	None
	MUL.US	Wb,Ws,Wnd Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws) {Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.UU		{Wnd + 1, Wnd} = Orsigned(Wb) * Unsigned(Ws) {Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Whd + 1, Whd} = Signed(Wb) * Unsigned(lit5) {Whd + 1, Whd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	Wild + 1, Wild - Onsigned(Wb) Onsigned(its) W3:W2 = f * WREG	1	1	None
	MUL	f				
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = <del>1</del> + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

## TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

### TABLE 28-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		$ \begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $				
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions			
Idle Current (I	IDLE): Core O	ff, Clock On	Base Current,	PMD Bits are Set <sup>(2)</sup>			
DC40	220	310	μA	-40°C			
DC40a	220	310	μΑ	+25°C	2.0V <sup>(3)</sup>		
DC40b	220	310	μA	+85°C	2.00		
DC40c	260	350	μA	+125°C			
DC40d	300	390	μA	-40°C		1 MIPS	
DC40e	300	390	μΑ	+25°C	3.3∨ <b>(4)</b>		
DC40f	320	420	μA	+85°C	3.30		
DC40g	340	450	μΑ	+125°C			
DC43	0.85	1.1	mA	-40°C			
DC43a	0.85	1.1	mA	+25°C	2.0V <sup>(3)</sup>		
DC43b	0.87	1.2	mA	+85°C	2.00		
DC43c	0.87	1.2	mA	+125°C			
DC43d	1.1	1.4	mA	-40°C	3.3V <sup>(4)</sup>	4 MIPS	
DC43e	1.1	1.4	mA	+25°C			
DC43f	1.1	1.4	mA	+85°C	3.30(1)		
DC43g	1.1	1.5	mA	+125°C			
DC47	4.4	5.6	mA	-40°C			
DC47a	4.4	5.6	mA	+25°C	2.5∨ <sup>(3)</sup>		
DC47b	4.4	5.6	mA	+85°C	2.50(0)		
DC47c	4.4	5.6	mA	+125°C			
DC47d	4.4	5.6	mA	-40°C		16 MIPS	
DC47e	4.4	5.6	mA	+25°C	3.3∨ <b>(4)</b>		
DC47f	4.4	5.6	mA	+85°C	3.30(1)		
DC47g	4.4	5.6	mA	+125°C			
DC50	1.1	1.4	mA	-40°C			
DC50a	1.1	1.4	mA	+25°C	2.0V <sup>(3)</sup>		
DC50b	1.1	1.4	mA	+85°C	2.00		
DC50c	1.2	1.5	mA	+125°C			
DC50d	1.4	1.8	mA	-40°C		FRC (4 MIPS)	
DC50e	1.4	1.8	mA	+25°C	3.3∨ <sup>(4)</sup>		
DC50f	1.4	1.8	mA	+85°C	3.31		
DC50g	1.4	1.8	mA	+125°C			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with core off, clock on, all modules off and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD).

TABLE 28-7: D	C CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS
---------------	---

DC CHARACTERISTICS			Standard Operating Con Operating temperature		$\begin{array}{l} \mbox{ditions: 2.0V to 3.6V (unless otherwise s $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended $-40^{\circ}C \leq -125^{\circ}C$ for Extended $-40^{\circ}C < -125^{\circ}C$ for Extende $-125^{\circ}C$ for Extende $-125^$		
Param No.	Sym	Characteristic Min Typ <sup>(1)</sup> Max		Max	Units	Conditions	
	VIL	Input Low Voltage <sup>(4)</sup>					
DI10		I/O Pins with ST Buffer	Vss	_	0.2 Vdd	V	
DI11		I/O Pins with TTL Buffer	Vss	_	0.15 Vdd	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V	
DI17		OSC1 (HS mode)	Vss	_	0.2 VDD	V	
DI18		I/O Pins with I <sup>2</sup> C™ Buffer	Vss	_	0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled
	Vih	Input High Voltage <sup>(4,5)</sup>					
DI20		I/O Pins with ST Buffer: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
DI21		I/O Pins with TTL buffer: with Analog Functions Digital Only	0.25 Vdd + 0.8 0.25 Vdd + 0.8	_	Vdd 5.5	V V	
DI25		MCLR	0.8 VDD	_	Vdd	V	
DI26		OSC1 (XT mode)	0.7 VDD	_	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I <sup>2</sup> C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions Digital Only	2.1 2.1		VDD 5.5	V V	$2.5V \le VPIN \le VDD$
DI30	ICNPU	CNx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = 0
DI30A	ICNPD	CNx Pull-Down Current	—	80	_	μA	VDD = 3.3V, VPIN = VDD
DI31	IPU	Maximum Load Current for Digital High Detection w/ Internal Pull-up	—	_	30 100	μA μA	VDD = 2.0V VDD = 3.3V

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 for I/O pins buffer types.

5: VIH requirements are met when internal pull-ups are enabled.

## TABLE 28-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

AC CHARACTERISTICS				Operating temperatu	re -40°0	$C \le TA \le +$	<b>3.6V (unless otherwise stated)</b> 85°C for Industrial 125°C for Extended
Param No.	Sym	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
OS50	Fplli	PLL Input Frequency Range <sup>(2)</sup>	4	_	8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	—	2	ms	
OS53	DCLK	CLKO Stability (Jitter)	-2	1	+2	%	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## TABLE 28-15: INTERNAL RC OSCILLATOR SPECIFICATIONS


AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	Min Typ Max Units Conditions					
	TFRC	FRC Start-up Time	—	15	-	μS		
	TLPRC	LPRC Start-up Time		40		μS		

#### TABLE 28-16: INTERNAL RC OSCILLATOR ACCURACY

AC CHAF		d Operat	-	$-40^{\circ}C \le$	.0V to 3.6V (unless otherwise stated) TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended	
Param No.	Characteristic	Min Typ Max Units				Conditions
F20	FRC Accuracy @ 8 MHz <sup>(1)</sup>	-2	—	2	%	+25°C, $3.0V \le VDD \le 3.6V$
		-5	—	5	%	$\begin{array}{l} -40^{\circ}C \leq TA \leq +85^{\circ}C, \\ 3.0V \leq VDD \leq 3.6V \end{array}$
F21	LPRC Accuracy @ 31 kHz <sup>(2)</sup>	-20	_	20	%	$\begin{array}{l} -40^{\circ}C \leq \text{Ta} \leq +85^{\circ}C, \\ 3.0V \leq \text{VDD} \leq 3.6V \end{array}$

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

2: Change of LPRC frequency as VDD changes.



#### FIGURE 28-12: SPIX MODULE MASTER MODE TIMING CHARACTERISTICS (CKE = 1)


### TABLE 28-25: SPIX MODULE MASTER MODE TIMING REQUIREMENTS (CKE = 1)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industr				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
SP10	TscL	SCKx Output Low Time <sup>(2)</sup>	Tcy/2	_	_	ns	
SP11	TscH	SCKx Output High Time <sup>(2)</sup>	Tcy/2	_	_	ns	
SP20	TscF	SCKx Output Fall Time <sup>(3)</sup>	_	10	25	ns	
SP21	TscR	SCKx Output Rise Time <sup>(3)</sup>	_	10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	_	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	_	10	25	ns	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	—	30	ns	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	—	ns	

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

3: Assumes 50 pF load on all SPIx pins.



#### FIGURE 28-14: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 1)

TABLE 28-27: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 1)
---

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria				
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30		_	ns	
SP71	TscH	SCKx Input High Time	30	_	_	ns	
SP72	TscF	SCKx Input Fall Time <sup>(2)</sup>		10	25	ns	
SP73	TscR	SCKx Input Rise Time <sup>(2)</sup>		10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time <sup>(2)</sup>	—	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time <sup>(2)</sup>		10	25	ns	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	_	30	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{\mathrm{SSx}} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	120	_	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(3)</sup>	10	_	50	ns	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40			ns	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	50	ns	


**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

**3:** Assumes 50 pF load on all SPIx pins.

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

## APPENDIX A: REVISION HISTORY

## **Revision A (December 2007)**

Original data sheet for the PIC24FJ256GA110 family of devices.

## Revision B (February 2008)

Updates to **Section 28.0 "Electrical Characteristics"** and minor edits to text throughout document.

## **Revision C (April 2009)**

Updates to all Pin Diagrams to reflect the correct order of priority for multiplexed peripherals and adds the ASCK1 pin function.

Adds packaging information for the new 64-pin QFN package to **Section 29.0** "**Packaging Information**" and the Product Information System.

Updates **Section 5.0 "Flash Program Memory"** with revised code examples in assembler and new code examples in C.

Updates **Section 6.2** "**Device Reset Times**" with revised information, particularly Table 6-3.

Adds the INTTREG register to Section 4.0 "Memory Organization" and Section 7.0 "Interrupt Controller".

Makes several additions and changes to **Section 10.0 "I/O Ports"**, including:

- revision of Section 10.4.2.1 "Peripheral Pin Select Function Priority"
- addition of Section 10.4.3.3 "Alternate Fixed Pin Mapping"
- revisions to Table 10-3, "Selectable Output Sources"
- addition of the ALTRP register (and in Section 4.0 "Memory Organization")

Updates Section 15.0 "Serial Peripheral Interface (SPI)" to include references to the ASCK1 pin function.

Updates Section 20.0 "Programmable Cyclic Redundancy Check (CRC) Generator" with new illustrations and a revised Section 20.1 "User Interface".

Updates Section 21.0 "10-Bit High-Speed A/D Converter" by changing all references to AD1CHS0 to AD1CHS (as well as other locations in the document). Also revises bit field descriptions in registers: AD1CON3 (bits 7:0) and AD1CHS (bits 12:8).

Makes minor text edits to bit descriptions in Section 22.0 "Triple Comparator Module" (Register 22-1) and Section 24.0 "Charge Time Measurement Unit (CTMU)" (Register 24-1).

Updates **Section 25.2** "**On-Chip Voltage Regulator**" with revised text on the operation of the regulator during POR and Standby mode.

Updates **Section 25.5 "JTAG Interface"** to remove references to programming via the interface.

#### Makes multiple additions and changes to **Section 28.0 "Electrical Characteristics"**, including:

- DC current characteristics for extended temperature operation (125°C)
- New DC characteristics of VBOR, VBG, TBG and ICNPD
- Addition of new VPEW specification for VDDCORE
- New AC characteristics for internal oscillator start-up time (TLPRC)
- Combination of all Internal RC Accuracy information into a single table

Makes other minor typographic corrections throughout the text.

## **Revision D (December 2009)**

Updates Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers" with the most current version.

Corrects annotations to the CN70 pin function in Table 4-4 of **Section 4.2.4** "**SFR Space**".

Corrects annotations to remappable output function 30 in Register 10-37 of **Section 10.4** "**Peripheral Pin Select**".

Corrects the definitions for the WPEND and WPFP<7:0> Configuration bits in Register 25-3 of **Section 25.1 "Configuration Bits**".

Updates **Section 28.0 "Electrical Characteristics"** with additional data for IDD at 60°C. Also corrects occurrences of "DISVREG" throughout the chapter, replacing them with "ENVREG" and the proper VDD/Vss connection information.

Makes other minor typographic corrections throughout the text.

## **Revision E (November 2010)**

Updated Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers" with the most current version.

Updates to **Section 28.0 "Electrical Characteristics"** with tables being added and replaced from the FRM chapters.

IPC12 (Interrupt Priority Control 12)	
	103
IPC13 (Interrupt Priority Control 13)	
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	106
IPC18 (Interrupt Priority Control 18)	
IPC19 (Interrupt Priority Control 19)	
IPC2 (Interrupt Priority Control 2)	93
IPC20 (Interrupt Priority Control 20)	
IPC21 (Interrupt Priority Control 21)	109
IPC22 (Interrupt Priority Control 22)	
IPC23 (Interrupt Priority Control 23)	
IPC3 (Interrupt Priority Control 3)	94
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	96
IPC6 (Interrupt Priority Control 6)	97
IPC7 (Interrupt Priority Control 7)	
IPC8 (Interrupt Priority Control 8)	99
IPC9 (Interrupt Priority Control 9)	
MINSEC (RTCC Minutes and Seconds Value)	217
MTHDY (RTCC Month and Day Value)	216
NVMCON (Flash Memory Control)	
OCxCON1 (Output Compare x Control 1)	172
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	120
PADCFG1 (Pad Configuration Control)	
PMADDR (PMP Address)	205
PMAEN (PMP Enable)	205
PMCON (PMP Control)	
PMMODE (PMP Mode)	204
PMSTAT (PMP Status)	
RCFGCAL (RTCC Calibration and	
Configuration)	213
	66
RCON (Reset Control)	
REFOCON (Reference Oscillator Control)	123
REFOCON (Reference Oscillator Control)	123
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0)	123 135
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	123 135 135
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0)	123 135 135
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10)	123 135 135 139
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11)	123 135 135 139 139
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR15 (Peripheral Pin Select Input 15)	123 135 135 139 139 140
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11)	123 135 135 139 139 140
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR15 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 17)	123 135 135 139 139 139 140 140
REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR15 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 18)	123 135 135 139 139 140 140 141
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)	123 135 135 139 139 140 140 141 141
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)	123 135 135 139 139 140 140 141 141
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)         RPINR2 (Peripheral Pin Select Input 2)	123 135 135 139 139 140 140 141 141 136
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)         RPINR2 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)	123 135 135 139 139 140 140 141 141 136 142
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)	123 135 135 139 139 140 140 141 141 136 142 142
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)	123 135 135 139 139 140 140 141 141 136 142 142
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR21 (Peripheral Pin Select Input 22)	123 135 135 139 139 140 140 141 141 143 142 142 143
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 20)         RPINR23 (Peripheral Pin Select Input 21)         RPINR24 (Peripheral Pin Select Input 22)         RPINR25 (Peripheral Pin Select Input 23)	123 135 135 139 139 140 140 141 141 136 142 142 143 143
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR21 (Peripheral Pin Select Input 22)	123 135 135 139 139 140 140 141 141 136 142 142 143 143
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 2)         RPINR27 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 27)	123 135 135 139 139 140 140 141 141 141 142 142 143 143 144
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 10)         RPINR15 (Peripheral Pin Select Input 11)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 20)         RPINR23 (Peripheral Pin Select Input 21)         RPINR24 (Peripheral Pin Select Input 22)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 22)         RPINR27 (Peripheral Pin Select Input 23)         RPINR28 (Peripheral Pin Select Input 23)         RPINR28 (Peripheral Pin Select Input 27)         RPINR28 (Peripheral Pin Select Input 28)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 2)         RPINR26 (Peripheral Pin Select Input 2)         RPINR27 (Peripheral Pin Select Input 2)         RPINR28 (Peripheral Pin Select Input 23)         RPINR29 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 27)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 2)         RPINR26 (Peripheral Pin Select Input 2)         RPINR27 (Peripheral Pin Select Input 2)         RPINR28 (Peripheral Pin Select Input 23)         RPINR29 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 27)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 23)         RPINR28 (Peripheral Pin Select Input 24)         RPINR29 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 3)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136 137
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 17)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 23)         RPINR28 (Peripheral Pin Select Input 24)         RPINR29 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 3)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136 137
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 22)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 23)         RPINR28 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR7 (Peripheral Pin Select Input 7)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136 137 137
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 18)         RPINR29 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 2)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR8 (Peripheral Pin Select Input 8)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136 137 137 138
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 18)         RPINR19 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR8 (Peripheral Pin Select Input 8)         RPINR8 (Peripheral Pin Select Input 9)	123 135 135 139 139 140 140 141 141 141 142 142 143 144 144 145 136 137 138 138
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 25)         RPINR3 (Peripheral Pin Select Input 29)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Perip	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 145 136 137 138 138 138 146
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 24)         RPINR28 (Peripheral Pin Select Input 25)         RPINR3 (Peripheral Pin Select Input 29)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Perip	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 145 136 137 138 138 138 146
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 2)         RPINR22 (Peripheral Pin Select Input 2)         RPINR23 (Peripheral Pin Select Input 2)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 24)         RPINR27 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR8 (Peripheral Pin Select Input 8)         RPINR9 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 145 136 137 138 138 138 146 146
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR16 (Peripheral Pin Select Input 1)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 9)         RPINR9 (Peripheral Pin Select Input 9)         RPINR9 (Peripheral Pin Select Input 9)         RPOR0 (PPS Outp	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 145 136 137 138 138 138 146 151
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR16 (Peripheral Pin Select Input 1)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 28)         RPINR29 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 9)         RPINR9 (Peripheral Pin Select Input 9)         RPINR9 (Peripheral Pin Select Input 9)         RPOR0 (PPS Outp	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 145 136 137 138 138 138 146 151
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR5 (Peripheral Pin Select Input 9)         RPINR6 (Peri	123 135 135 139 139 140 140 141 141 141 143 142 143 144 144 144 136 137 138 138 138 146 151 151
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 18)         RPINR20 (Peripheral Pin Select Input 20)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR23 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR23 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR3 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR5 (Peripheral Pin Select Input 4)         RPINR6 (Peripheral Pin Select Input 4)         RPINR9 (Perip	123 135 135 139 139 140 140 141 141 141 141 142 142 142 143 144 144 144 136 137 138 138 146 151 151 152
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR23 (Peripheral Pin Select Input 22)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR3 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR5 (Peripheral Pin Select Input 9)         RPINR6 (Peripheral Pin Select Input 9)         RPOR0 (PPS Out	123 135 135 139 139 140 140 141 141 141 141 142 142 142 143 144 144 144 136 137 138 138 146 151 152 152
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR23 (Peripheral Pin Select Input 22)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR3 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 4)         RPINR5 (Peripheral Pin Select Input 9)         RPINR6 (Peripheral Pin Select Input 9)         RPOR0 (PPS Out	123 135 135 139 139 140 140 141 141 141 141 142 142 142 143 144 144 144 136 137 138 138 146 151 152 152
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR3 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 9)         RPINR3 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPOR0 (PPS Out	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 144 144 136 137 138 138 146 151 152 152 153
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 17)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 2)         RPINR21 (Peripheral Pin Select Input 20)         RPINR22 (Peripheral Pin Select Input 21)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR3 (Peripheral Pin Select Input 29)         RPINR4 (Peripheral Pin Select Input 3)         RPINR4 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 8)         RPINR4 (Peripher	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 144 144 137 137 138 138 146 151 152 153 153
REFOCON (Reference Oscillator Control)         RPINR0 (Peripheral Pin Select Input 0)         RPINR1 (Peripheral Pin Select Input 1)         RPINR10 (Peripheral Pin Select Input 1)         RPINR11 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 1)         RPINR15 (Peripheral Pin Select Input 15)         RPINR17 (Peripheral Pin Select Input 15)         RPINR18 (Peripheral Pin Select Input 15)         RPINR19 (Peripheral Pin Select Input 19)         RPINR20 (Peripheral Pin Select Input 2)         RPINR20 (Peripheral Pin Select Input 20)         RPINR21 (Peripheral Pin Select Input 21)         RPINR22 (Peripheral Pin Select Input 22)         RPINR23 (Peripheral Pin Select Input 23)         RPINR24 (Peripheral Pin Select Input 23)         RPINR25 (Peripheral Pin Select Input 23)         RPINR26 (Peripheral Pin Select Input 23)         RPINR27 (Peripheral Pin Select Input 28)         RPINR28 (Peripheral Pin Select Input 29)         RPINR3 (Peripheral Pin Select Input 3)         RPINR3 (Peripheral Pin Select Input 4)         RPINR4 (Peripheral Pin Select Input 9)         RPINR3 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPINR4 (Peripheral Pin Select Input 9)         RPOR0 (PPS Out	123 135 135 139 139 140 140 141 141 141 142 142 142 143 144 144 144 144 137 137 138 138 146 151 152 153 153

RPOR3 (PPS Output 3)	147
RPOR4 (PPS Output 4)	148
RPOR5 (PPS Output 5)	148
RPOR6 (PPS Output 6)	149
RPOR7 (PPS Output 7)	149
RPOR8 (PPS Output 8)	150
RPOR9 (PPS Output 9)	
SPIxCON1 (SPIx Control 1)	180
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (ALU STATUS, in CPU)	75
SR (ALU STATUS)	
T1CON (Timer1 Control)	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
WKDYHR (RTCC Weekday and Hours Value)	
YEAR (RTCC Year Value)	216
Registers Maps	
PORTG	48
Resets	
Clock Source Selection	
Clock Source Selection Delay Times	68
Clock Source Selection Delay Times RCON Flag Operation	68 67
Clock Source Selection Delay Times RCON Flag Operation SFR States	68 67 69
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History	68 67 69
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC	68 67 69 319
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History	68 67 69 319 220
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC Alarm Configuration	68 67 69 319 220 219
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC Alarm Configuration Calibration	68 67 69 319 220 219
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC Alarm Configuration Calibration Register Mapping	68 67 69 319 220 219 212
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC Alarm Configuration Calibration Register Mapping S Selective Peripheral Power Control Serial Peripheral Interface. See SPI.	
Clock Source Selection Delay Times	
Clock Source Selection Delay Times RCON Flag Operation SFR States Revision History RTCC Alarm Configuration Calibration Register Mapping <b>S</b> Selective Peripheral Power Control Serial Peripheral Interface. See SPI. SFR Space Software Simulator (MPLAB SIM)	
Clock Source Selection	
Clock Source Selection	
Clock Source Selection	

## т

Timer1	155
Timer2/3 and Timer4/5	
Timing Diagrams	
Baud Rate Generator Output	289
CLKO and I/O Characteristics	285
External Clock Requirements	283
I <sup>2</sup> C Bus Data (Master Mode)	297
I <sup>2</sup> C Bus Data (Slave Mode)	299
I <sup>2</sup> C Bus Start/Stop Bits (Master Mode)	296
I <sup>2</sup> C Bus Start/Stop Bits (Slave Mode)	298
Input Capture	
Output Compare	295
Parallel Master Port Read	301
Parallel Master Port Write	302
PWM Requirements	295
Reset, Watchdog Timer. Oscillator Start-up	
Timer, Power-up Timer Characteristics 272,	288
SPIx Master Mode (CKE = 0)	291
SPIx Master Mode (CKE = 1)	292
SPIx Slave Mode (CKE = 0)	293
SPIx Slave Mode (CKE = 1)	294
Start Bit Edge Detection	289

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com