

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	192КВ (65.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj192ga110-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number				
Function	64-Pin TQFP, QFN	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RPI32	_	_	40	I	ST	Remappable Peripheral (input only).
RPI33	_	13	18	I	ST	
RPI34	_	14	19	I	ST	
RPI35	_	53	67	I	ST	-
RPI36	_	52	66	I	ST	
RPI37	48	60	74	I	ST	-
RPI38	_	4	6	I	ST	-
RPI39	_	_	7	I	ST	
RPI40	_	5	8	I	ST	-
RPI41	_	_	9	I	ST	-
RPI42	_	64	79	I	ST	-
RPI43	_	37	47	I	ST	
RPI44	_	44	54	I	ST	-
RPI45	35	45	55	I	ST	-
RTCC	42	54	68	0	_	Real-Time Clock Alarm/Seconds Pulse Output.
SCL1	37	47	57	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	32	52	58	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SCL3	2	2	4	I/O	l ² C	I2C3 Synchronous Serial Clock Input/Output.
SDA1	36	46	56	I/O	l ² C	I2C1 Data Input/Output.
SDA2	31	53	59	I/O	I ² C	I2C2 Data Input/Output.
SDA3	3	3	5	I/O	I ² C	I2C3 Data Input/Output.
SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.
T1CK	48	60	74	I	ST	Timer1 Clock.
ТСК	27	33	38	I	ST	JTAG Test Clock Input.
TDI	28	34	60	I	ST	JTAG Test Data Input.
TDO	24	14	61	0	_	JTAG Test Data Output.
TMS	23	13	17	I	ST	JTAG Test Mode Select Input.
VCAP	56	70	85	Р	_	External Filter Capacitor Connection (regulator enabled).
Vdd	10, 26, 38	12, 32, 48	2, 16, 37, 46, 62	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins.
VDDCORE	56	70	85	Р	—	Positive Supply for Microcontroller Core Logic (regulator disabled).
VREF-	15	23	28	Ι	ANA	A/D and Comparator Reference Voltage (low) Input.
VREF+	16	24	29	I	ANA	A/D and Comparator Reference Voltage (high) Input.
Vss	9, 25, 41	11, 31, 51	15, 36, 45, 65, 75	Р	—	Ground Reference for Logic and I/O Pins.

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

DS39905E-page 22

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.


In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
IC5IF	IC4IF	IC3IF		_		SPI2IF	SPF2IF		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	PMPIF: Para	llel Master Port	Interrupt Flag	Status bit					
		request has oc request has no							
bit 12		•		ipt Flag Status I	oit				
	•	request has oc		ipt ing change					
	0 = Interrupt	request has no	toccurred						
bit 11	-	-		ipt Flag Status I	oit				
	•	request has oc							
oit 10	•	 Interrupt request has not occurred OC6IF: Output Compare Channel 6 Interrupt Flag Status bit 							
	-	request has oc		ipt i lag Status i	Jit				
		request has no							
bit 9	OC5IF: Outp	ut Compare Ch	annel 5 Interru	ipt Flag Status I	oit				
		request has oc							
L:1 0		request has no		les Ctatus bit					
bit 8	-	Capture Chann request has oc		lag Status bit					
		request has no							
bit 7	IC5IF: Input (Capture Chann	el 5 Interrupt F	lag Status bit					
		request has oc							
	•	request has no							
bit 6	-	Capture Chann	-	lag Status bit					
		request has oc request has no							
bit 5		Capture Chann		lag Status bit					
	-	request has oc	-	•					
	-	request has no							
oit 4-2	-	ted: Read as '							
bit 1		Event Interrup	-	It					
		request has oc request has no							
bit 0	-	2 Fault Interrup		it					
		request has oc	-						
		request has no							

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	<u> </u>	T1IE	OC1IE	IC1IE	INTOIE
bit 7	UUZIL	ICZIL			OCTIL	IGHE	bit (
							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	-		nplete Interrup	t Enable bit			
	1 = Interrupt r	request enable	d				
bit 12	•	•	r Interrupt Enal	ble bit			
		equest enable					
bit 11		request not ena	abled nterrupt Enable	bit			
		request enable					
		equest not ena					
bit 10			plete Interrupt	Enable bit			
		request enable request not ena					
bit 9	•	Fault Interrup					
	1 = Interrupt r	equest enable	d				
	•	request not ena					
bit 8		Interrupt Enab request enable					
		request not enable					
bit 7		Interrupt Enab					
		request enable					
bit 6	•	request not ena	iannel 2 Interru	int Enable bit			
		request enable		ipt Enable bit			
		equest not ena					
bit 5			el 2 Interrupt E	nable bit			
		request enable request not ena					
bit 4	-	ted: Read as '					
bit 3	T1IE: Timer1	Interrupt Enab	le bit				
		equest enable					
bit 2	•	request not ena	abled Iannel 1 Interru	unt Encollo bit			
		request enable					
		request not ena					
bit 1			el 1 Interrupt E	nable bit			
		request enable request not ena					
bit 0		nal Interrupt 0					
	1 = Interrupt r	equest enable	d				
	0 - Interrupt r	request not ena	ahled				

REGISTER 7-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 U-0										
bit 15 bit U-0 U-0 U-0 R/W-0 R/W-0 U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0		
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 U-0 - - - CRCIE U2ERIE U1ERIE - bit 7 bit bit bit Bit U=0 U=0 U=0 D=0 constraints R= Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit Dit 15-14 Unimplemented: Read as '0' D= Bit is cleared x = Bit is unknown Dit 15-14 Unimplemented: Read as '0' D= Interrupt request enabled 0 = Interrupt request as '0' Dit 12-9 Unimplemented: Read as '0' Dit 12: D= Interrupt request enabled D= Interrupt request not enabled Dit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled D= Interrupt request not enabled Dit 7-4 Unimplemented: Read as '0' Dit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request not enabled Dit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled D = Interrupt request enabled Dit 1 UIERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled D = Interrupt request enabled Di Interrupt request enabled </td <td>—</td> <td>—</td> <td>CTMUIE</td> <td>—</td> <td>—</td> <td></td> <td>—</td> <td>LVDIE</td>	—	—	CTMUIE	—	—		—	LVDIE		
Image: Section of the section of t	bit 15							bit 8		
Image: Section of the section of t										
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit x = Bit is unknown bit 12-9 Unimplemented: Read as '0' bit 1 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 1 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' bit 1 = Interrupt request not enabled bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled	U-0	U-0	U-0	U-0				U-0		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled <t< td=""><td></td><td></td><td>_</td><td>—</td><td>CRCIE</td><td>U2ERIE</td><td>U1ERIE</td><td></td></t<>			_	—	CRCIE	U2ERIE	U1ERIE			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request enabled bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 12-9 Unimplemented: Read as '0' bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Interrupt request ont enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request not enabled	bit 7							bit C		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request enabled bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 12-9 Unimplemented: Read as '0' bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request not enabled bit 4 Interrupt request ont enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request not enabled	Legend:									
bit 15-14 Unimplemented: Read as '0' 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled	-	ole bit	W = Writable b	oit	U = Unimplem	nented bit, read	d as '0'			
bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled	-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 13 CTMUIE: CTMU Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled										
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request ont enabled 0 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' cRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 CRCIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled bit 1 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled	bit 15-14	Unimplemer	nted: Read as '0	,						
 o = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' LVDIE: Low-Voltage Detect Interrupt Enable bit = Interrupt request enabled = Interrupt request enabled o = Interrupt request not enabled bit 3 CRCIE: CRC Generator Interrupt Enable bit = Interrupt request enabled = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit I = Interrupt request enabled = Interrupt request not enabled I = Interrupt request not enabled = Interrupt request not	bit 13	CTMUIE: CT	CTMUIE: CTMU Interrupt Enable bit							
bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 1 Interrupt request enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled										
 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 	bit 12-9	Unimplemer	nted: Read as '0	,						
 0 = Interrupt request not enabled bit 7-4 Unimplemented: Read as '0' bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit a = Interrupt request enabled bit 1 = Interrupt request enabled bit 2 U1ERIE: UART2 Error Interrupt Enable bit a = Interrupt request enabled bit 1 = Interrupt request not enabled bit 1 = Interrupt request not enabled bit 1 = Interrupt request not enabled	bit 8	LVDIE: Low-	Voltage Detect I	nterrupt Enat	ole bit					
bit 3 CRCIE: CRC Generator Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled			•							
<pre>1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled</pre>	bit 7-4	Unimplemer	nted: Read as '0	'						
 0 = Interrupt request not enabled Dit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled Dit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 	bit 3	CRCIE: CRC	Generator Inter	rupt Enable I	oit					
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled										
 0 = Interrupt request not enabled Dit 1 DIERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 	bit 2	U2ERIE: UA								
 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
0 = Interrupt request not enabled	bit 1									
	hit O	-	-							
	טונ ט	Unimplemen	iteo: Read as 10	l						

REGISTER 7-33: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 15				•			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
		_	_	—	LVDIP2	LVDIP1	LVDIP0

bit 2-0

bit 7

bit 7

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-3 Unimplemented: Read as '0'

- LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •
 - .
 - 001 = Interrupt is priority 1
 - 000 = Interrupt source is disabled

REGISTER 7-34: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-4 CTMUIP<2:0>: CTMU Interrupt

bit 0

bit 0

REGISTER 10-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 10-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplem	nented bit, read	as '0'	

'0' = Bit is cleared

bit 15-14 **Unimplemented:** Read as '0'

'1' = Bit is set

bit 13-8 T3CKR<5:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 T2CKR<5:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

-n = Value at POR

x = Bit is unknown

REGISTER 10-24: RPG	OR2: PERIPHERAL PIN SELECT	OUTPUT REGISTER 2
---------------------	----------------------------	-------------------

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: RP5 Output Pin Mapping bits ⁽¹⁾

Peripheral output number n is assigned to pin, RP5 (see Table 10-3 for peripheral function numbers).bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP4R<5:0>:** RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table 10-3 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

REGISTER 10-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R<5:0>:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP7 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP6R<5:0>:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table 10-3 for peripheral function numbers).

bit 0

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—	_	_	—	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS ⁽²⁾	
bit 7							bi
Lonordi							
Legend: R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkne	own
bit 15		<u>N<3> = 1:</u> 2-bit Timerx/y 2-bit Timerx/y <u>N<3> = 0:</u> 6-bit Timerx					
oit 14	-	nted: Read as '	0'				
pit 13	-	in Idle Mode bi					
	1 = Discontir	nue module ope module operat	ration when de		e mode		
bit 12-7	Unimpleme	nted: Read as '	0'				
oit 6	-	erx Gated Time	Accumulation I	Enable bit			
		nored.					
bit 5-4	TCKPS<1:0 : 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	>: Timerx Input	Clock Prescale	Select bits			
bit 3	T32: 32-Bit 1	imer Mode Sel	ect bit ⁽¹⁾				
	0 = Timerx a	and Timery form and Timery act a de, T3CON cont	as two 16-bit tim	ners	er operation.		
oit 2	Unimpleme	nted: Read as '	0'		·		
oit 1	1 = Externa	Clock Source S Il clock from pin clock (Fosc/2)		rising edge)			
bit 0	Unimpleme	nted: Read as '	0'				
Note 1: Ir	n 32-bit mode, t	he T3CON or T	5CON control b	its do not affec	t 32-bit timer (operation.	
2: If		IRx (TxCK) mus	st be configured			more informatic	on, see
		lue of TxCON w		s runnina (TON	= 1) causes t	he timer prescal	o countor t

3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

13.0 INPUT CAPTURE WITH DEDICATED TIMER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 34. *"Input Capture with* Dedicated Timer" (DS39722)

Devices in the PIC24FJ256GA110 family all feature 9 independent enhanced input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the enhanced output module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

13.1 General Operating Modes

13.1.1 SYNCHRONOUS AND TRIGGER MODES


By default, the enhanced input capture module operates in a free-running mode. The internal 16-bit counter ICxTMR counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL 2 REGISTER (CONTINUED)

bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits

11111 = This OC module⁽¹⁾ 11110 = Input Capture 9⁽²⁾ 11101 = Input Capture 6⁽²⁾ 11100 = CTMU⁽²⁾ 11011 = A/D⁽²⁾ 11010 = Comparator 3⁽²⁾ 11001 = Comparator 2⁽²⁾ 11000 = Comparator 1⁽²⁾ 10111 = Input Capture 4⁽²⁾ 10110 = Input Capture 3⁽²⁾ 10101 = Input Capture 2⁽²⁾ 10100 = Input Capture 1⁽²⁾ 10011 = Input Capture 8⁽²⁾ 10010 = Input Capture 7⁽²⁾ 1000x = reserved 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 5⁽²⁾ 01001 = Output Compare 9⁽¹⁾ 01000 = Output Compare 8⁽¹⁾ 00111 = Output Compare 7⁽¹⁾ 00110 = Output Compare 6⁽¹⁾ 00101 = Output Compare 5⁽¹⁾ 00100 = Output Compare 4⁽¹⁾ 00011 = Output Compare 3⁽¹⁾ 00010 = Output Compare 2⁽¹⁾ 00001 = Output Compare 1⁽¹⁾ 00000 = Not synchronized to any other module

- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
 - **2:** Use these inputs as trigger sources only and never as sync sources.

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 23. "Serial Peripheral Interface (SPI)" (DS39699).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces. All devices of the PIC24FJ256GA110 family include three SPI modules

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.

FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION




FIGURE 18-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION




FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 8-BIT DATA)

PIC24F		Parallel EEPROM		
PMA <n:0></n:0>		A <n:0></n:0>		
PMD<7:0>	\longleftrightarrow	D<7:0>		
PMCS1 PMRD PMWR		CE OE WR	Address Bus Data Bus Control Lines	

FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 16-BIT DATA)





FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



REGISTER 19-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
_		—	—	—	WDAY2	WDAY1	WDAY0	
bit 15					•		bit 8	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	
bit 7							bit C	
Legend:								
R = Readab	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-11	Unimpleme	nted: Read as '	0'					
bit 10-8	WDAY<2:0>	: Binary Coded	Decimal Value	e of Weekday Di	igit bits			
	Contains a v	alue from 0 to 6						
bit 7-6	Unimplemented: Read as '0'							
bit 5-4	HRTEN<1:05- Binary Coded Decimal Value of Hour's Tens Digit bits							

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15	-	•	•				bit 8
U-0	R/W-x						
	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

20.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 30. "Programmable Cyclic Redundancy Check (CRC)" (DS39714).

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the X<15:1> bits (CRCXOR<15:1>) and the PLEN<3:0> bits (CRCCON<3:0>), respectively.

FIGURE 20-1: CRC BLOCK DIAGRAM

Consider the CRC equation:

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 20-1.

TABLE 20-1: EXAMIPLE CRC SETUP	TABLE 20-1:	EXAMPLE CRC SETUP
--------------------------------	-------------	-------------------

Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0 bit or the 16th bit.

A simplified block diagram of the module is shown in Figure 20-1. The general topology of the shift engine is shown in Figure 20-2.



REGISTER 21-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	r	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13

VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVDD	AVss

- bit 12 Reserved: Maintain as '0'
- bit 11 Unimplemented: Read as '0'
- bit 10 **CSCNA:** Scan Input Selections for S/H Positive Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 **BUFS:** Buffer Fill Status bit (valid only when BUFM = 1)
 - 1 = A/D is currently filling buffer 08-0F, user should access data in 00-07
 - 0 = A/D is currently filling buffer 00-07, user should access data in 08-0F
- bit 6 Unimplemented: Read as '0'
- bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits
 - 1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
 - 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
 - 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
 0000 = Interrupts at the completion of conversion for each sample/convert sequence
- bit 1 BUFM: Buffer Mode Select bit
 - 1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>)
 - 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
 - 0 = Always uses MUX A input multiplexer settings

26.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F instruction set architecture, and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 26-2 lists all of the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a registe,r 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GA110 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GA110 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.


Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	0.3V to +3.0V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation	(see Table 28-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS		
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

INDEX

Α	
A/D Converter	
Analog Input Model	233
Transfer Function	234
AC Characteristics	
A/D Specifications	286
Capacitive Loading Requirements on	
Output Pins	282
CLKO and I/O Requirements	285
Conversion Timing Requirements	287
External Clock Requirements	283
Internal RC Oscillator Accuracy	284
Internal RC Oscillator Specifications	284
Load Conditions and Requirements for	
Specifications	282
PLL Clock Specifications	284
Reset Specifications	285
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer, Brown-out Reset	
Requirements	288
AC Specifications	289
Alternate Interrupt Vector Table (AIVT)	71
Assembler	
MPASM Assembler	266

В

226
210
55
208
57
53
239
31
221
222
281
186
236
163
210
208
208
209
209
209
251
168
170
210
210
210
14
30
201
54
56

Reset System	65
RTCC	211
Shared I/O Port Structure	127
SPI Master, Frame Master Connection	183
SPI Master, Frame Slave Connection	. 183
SPI Master/Slave Connection	
(Enhanced Buffer Modes)	182
SPI Master/Slave Connection (Standard Mode)	182
SPI Slave, Frame Master Connection	. 183
SPI Slave, Frame Slave Connection	. 183
SPIx Module (Enhanced Mode)	177
SPIx Module (Standard Mode)	176
System Clock	115
Timer1	155
Timer2 and Timer4 (16-Bit Synchronous)	159
Timer2/3 and Timer4/5 (32-Bit)	158
Timer3 and Timer5 (16-Bit Asynchronous)	159
Triple Comparator Module	235
Typical CTMU Connections and Internal	
Configuration for Capacitance Measurement	241
Typical CTMU Connections and Internal	
Configuration for Pulse Delay Generation	242
Typical CTMU Connections and Internal	
Configuration for Time Measurement	242
UART (Simplified)	
Watchdog Timer (WDT)	253

С

C Compilers	
MPLAB C18	266
Charge Time Measurement Unit. See CTMU.	
Clock Frequency	125
Clock Switching	125
Code Examples	
Basic Sequence for Clock Switching	121
Configuring UART1 Input and Output Functions	134
Erasing a Program Memory Block, Assembly	60
Erasing a Program Memory Block, C Language	61
I/O Port Read/Write	128
Initiating a Programming Sequence, Assembly	62
Initiating a Programming Sequence, C Language	62
Loading the Write Buffers, Assembly	61
Loading the Write Buffers, C Language	62
Setting the RTCWREN Bit	212
Single-Word Flash Programming, Assembly	
Single-Word Flash Programming, C Language	63
Code Protection	253
Code Segment	254
Configuration Options	254
Configuration Registers	254
General Segment	253
Comparator Voltage Reference Module	239
Configuring	239
Configuration Bits	245
CPU	
ALU	34
Control Registers	32
Core Registers	31
CRC	
Operation in Power Save Modes	222
Setup Example	221
User Interface	222