

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	69
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256ga108-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
			_	_	_	_	DC				
bit 15							bit 8				
R/W-0 ⁽¹	1) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
IPL2 ⁽²⁾) IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С				
bit 7	bi										
Legend:											
R = Read	able bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-9	Unimplemen	ted: Read as '0									
bit 8		Carry/Borrow t)lt ovv. ordor bit (f	or buto oited d	ata) ar 9th low	ordor bit (for we	and aired data)				
	f the res	sult occurred		or byte-sized da			oru-sizeu uala)				
	0 = No carry	-out from the 4th	n or 8th Iow-or	der bit of the re	sult has occurr	ed					
bit 7-5	IPL<2:0>: CF	PU Interrupt Pric	ority Level Stat	us bits ^(1,2)							
	111 = CPU ir	nterrupt priority I	evel is 7 (15);	user interrupts	disabled						
	110 = CPU ir	nterrupt priority I	evel is 6 (14)								
	101 = CPU ir 100 = CPU ir	nterrupt priority i	evel is 5 (13)								
	011 = CPU ir	nterrupt priority I	evel is 3 (11)								
	010 = CPU ir	nterrupt priority I	evel is 2 (10)								
	001 = CPU ir	nterrupt priority I	evel is 1 (9) evel is 0 (8)								
bit 4	RA: REPEAT	Loop Active bit									
	1 = REPEAT	oop in progress									
	0 = REPEAT	oop not in progr	ess								
bit 3	N: ALU Nega	tive bit									
	1 = Result wa	as negative	,								
h:4 0	0 = Result wa	as non-negative	(zero or positi	ve)							
bit 2		erflow bit	nod (2's some	lomont) orithm	atia in this arith	motio oporatio	-				
	0 = No overflo	occurred for sig	neu (z s comp 1	nement) anthro	euc in this anth	metic operation	1				
bit 1	Z: ALU Zero	bit									
	1 = An opera	tion which effec	ts the Z bit has	s set it at some	time in the pas	st					
	0 = The most	recent operatio	n which effect	s the Z bit has	cleared it (i.e.,	a non-zero resi	ult)				
bit 0	C: ALU Carry	Borrow bit									
	1 = A carry-0 0 = No carry-0	ut from the Mos	t Significant bi	t of the result o bit of the result	occurred						
			or organiount i		ooun ou						
Note 1:	The IPL Status bi	ts are read-only	when NSTDIS	S (INTCON1<1	5>) = 1.						
2:	The IPL Status bi	ts are concaten	ated with the I	PL3 bit (CORC	ON<3>) to forn	n the CPU Inte	rrupt Priority				

2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data; it can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address (TBLPAG) register is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address (PSVPAG) register is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-30 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

R/SO-0 ⁽	¹⁾ R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0				
WR	WREN	WRERR	—	—	—	—	—				
bit 15		-					bit 8				
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾				
	ERASE	SE — — NVMOP3 ⁽²⁾ NVMOP2 ⁽²⁾ NVMOP1 ⁽²⁾ NVMOP0 ⁽²⁾									
bit 7	bit 7 bit										
Legend:		SO = Set Onl	y bit								
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	WR: Write Co	ontrol bit ⁽¹⁾									
	1 = Initiates a	a Flash memoi	ry program or	erase operatior	n. The operation	on is self-timed	and the bit is				
	Cleared b	or erase opera	ce the operation	on is complete.							
hit 14	WREN. Write	Enable bit ⁽¹⁾									
Sit 11	1 = Enable F	lash program/e	erase operation	IS							
	0 = Inhibit Fla	ash program/er	ase operations	6							
bit 13	WRERR: Writ	te Sequence E	rror Flag bit ⁽¹⁾								
	1 = An impro	oper program	or erase seq	uence attempt	or terminatio	on has occurre	ed (bit is set				
	automatio	cally on any se	t attempt of the	e WR bit)							
bit 12_7		ted: Read as '	n'	leted normally							
bit 6	ERASE: Eras	e/Program En:	∪ ahle hit(1)								
bit 0	1 = Perform f	the erase oper	ation specified)> on the next '	WR command					
	0 = Perform	the program op	eration specifie	ed by NVMOP<	3:0> on the ne	ext WR comman	nd				
bit 5-4	Unimplemen	ted: Read as '	0'								
bit 3-0	NVMOP<3:0>	-: NVM Operat	ion Select bits(1,2)							
	1111 = Mem o	ory bulk erase o	operation (ERA	SE = 1) or no o	operation (ERA	SE = 0) ⁽³⁾					
	0011 = Memo	ory word progra	am operation (E	ERASE = 0 or $ASE = 1$ or $BRASE = 1$	no operation (E	ERASE = 1)					
	0010 = Memory 0001 = Memory 00001 = Memory 000000000000000000000000000000000000	ory page erase	n operation (ER	ASE = 1) of no RASE = 0) or n	operation (ER	ASE = 0					
	-					/					
Note 1:	These bits can or	ily be reset on	POR.								
2:	All other combinations of NVMOP<3:0> are unimplemented.										

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

3: Available in ICSP[™] mode only. Refer to the device programming specification.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	U1ERIP2	U1ERIP1	U1ERIP0			—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ited: Read as '	0'				
bit 14-12	CRCIP<2:0>	: CRC Generat	or Error Interru	upt Priority bits			
	111 = Interru	pt is priority 7 (highest priority	(interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is priority 1	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	U2ERIP<2:0:	>: UART2 Error	⁻ Interrupt Prio	rity bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	• 001 = Interru	nt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ited: Read as '	0'				
bit 6-4	U1ERIP<2:0:	>: UART1 Error	⁻ Interrupt Prio	rity bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	• 001 = Interru	nt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemen	ted: Read as '	0'				

REGISTER 7-32: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ	—	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	CPUIRQ: Inte	errupt Request f	from Interrupt (Controller CPU	bit		
	1 = An interru	upt request has	occurred but	has not yet bee	en Acknowledg	ed by the CPU	I; this happens
	when the 0 = No interr	CPU priority is	higher than th	e interrupt prio d	rity		
hit 14		ed: Read as '0'	naeimewieage	u a			
bit 13		or Number Car	oture Configura	tion bit			
bit 10	1 = VECNUM	bits contain th	e value of the	highest priority	pending interri	upt	
	0 = VECNUM	I bits contain th	e value of the	last Acknowled	lged interrupt (i	i.e., the last int	errupt that has
	occurred	with higher price	ority than the C	PU, even if oth	er interrupts ar	e pending)	
bit 12	Unimplemen	ted: Read as 'o)'				
bit 11-8	ILR<3:0>: Ne	w CPU Interrup	ot Priority Leve	l bits			
	1111 = CPU i	interrupt priority	/ level is 15				
	•						
	•						
	0001 = CPU i	interrupt priority	/ level is 1				
	0000 = CPU i	interrupt priority	/ level is 0				
bit 7	Unimplemente	ed: Read as '0'					
bit 6-0	VECNUM<6:0)>: Pending Int	errupt Vector II	D bits (pending	vector number	r is VECNUM +	⊦8)
	0111111 = In	iterrupt vector p	bending is num	ber 135			
	•						
	•						
	0000001 = In	iterrupt vector p	pending is num	ber 9 ber 9			
	0000000 = In						

REGISTER 7-39: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

REGISTER 10-17: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 10-18: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: RP5 Output Pin Mapping bits ⁽¹⁾

Peripheral output number n is assigned to pin, RP5 (see Table 10-3 for peripheral function numbers).bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP4R<5:0>:** RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table 10-3 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

REGISTER 10-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R<5:0>:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP7 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP6R<5:0>:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table 10-3 for peripheral function numbers).

bit 0

bits

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}{1 + \frac{FCY}{FPWM \bullet (Timer Prescale Value)}}$

 $\log_{10}(2)$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1.	. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.							
	TCY = 2 * TOSC = 62.5 ns							
	PWM Period = $1/PWM$ Frequency = $1/52.08$ kHz = $19.2 \mu s$							
	PWM Period = $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$							
	19.2 μ s = (PR2 + 1) • 62.5 ns • 1							
	PR2 = 306							
2.	Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:							
	PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits							
	= $(\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits							
	= 8.3 bits							
N	ote 1: Based on Tcy = 2 * Tosc, Doze mode and PLL are disabled.							

TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)⁽¹⁾

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

REGISTER 15-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins (or to ASCK1 for the SCK1 output) before use. See **Section 10.4 "Peripheral Pin Select**" for more information.

23.0 COMPARATOR VOLTAGE REFERENCE

Note:	This data sheet summarizes the features of							
	this group	of PIC	24F devices	. It is not				
	intended to be a comprehensive reference							
	source. For more information, refer to the							
	"PIC24F	Family	Reference	Manual",				
	Section	20. "(Comparator	Voltage				
	Reference	Module	" (DS39709)					

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

TABLE 28-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS			Standard Op Operating ter	erating Condi	tions: 2.0V to -40°C ≤ TA ≤ -40°C ≤ TA ≤	3.6V (unless otherwise stated) +85°C for Industrial +125°C for Extended		
Parameter No.	Typical ⁽¹⁾	Мах	Units Conditions					
Power-Down C	Current (IPD): F	PMD Bits are	Set, PMSLP	Bit is '0' ⁽²⁾				
DC60	0.1	1.0	μA	-40°C				
DC60a	0.15	1.0	μΑ	+25°C				
DC60m	2.25	11	μA	+60°C	2.0V ⁽³⁾			
DC60b	3.7	18.0	μΑ	+85°C				
DC60j	18.0	85.0	μΑ	+125°C				
DC60c	0.2	1.4	μΑ	-40°C	_			
DC60d	0.25	1.4	μΑ	+25°C				
DC60n	2.6	16.5	μΑ	+60°C	2.5V ⁽³⁾	Base Power-Down Current ⁽⁵⁾		
DC60e	4.2	27	μΑ	+85°C				
DC60k	20.0	110	μΑ	+125°C				
DC60f	3.6	10.0	μΑ	-40°C	_			
DC60g	4.0	10	μΑ	+25°C	_			
DC60p	8.1	25.2	μΑ	+60°C	3.3∨ ⁽⁴⁾			
DC60h	11.0	36	μΑ	+85°C				
DC60I	36.0	120	μΑ	+125°C				
DC61	1.75	3	μA	-40°C	_			
DC61a	1.75	3	μA	+25°C	_			
DC61m	1.75	3	μΑ	+60°C	2.0V ⁽³⁾			
DC61b	1.75	3	μΑ	+85°C	_			
DC61j	3.5	6	μΑ	+125°C				
DC61c	2.4	4	μΑ	-40°C	_			
DC61d	2.4	4	μA	+25°C	_			
DC61n	2.4	4	μA	+60°C	2.5V ⁽³⁾	Watchdog Timer Current: ∆IwD⊤ ⁽⁵⁾		
DC61e	2.4	4	μA	+85°C	_			
DC61k	4.8	8	μA	+125°C				
DC61f	2.8	5	μA	-40°C				
DC61g	2.8	5	μΑ	+25°C				
DC61p	2.8	5	μA	+60°C	3.3∨ ⁽⁴⁾			
DC61h	2.8	5	μA	+85°C				
DC61I	5.6	10	μA	+125°C				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD).

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.





TABLE 28-13: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.50 to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
OS10	Fosc External CLKI Frequency (external clocks allowed only in EC mode)		DC 4		32 8	MHz MHz	EC ECPLL	
Oscillator Frequency		3 4 10 31	 	10 8 32 33	MHz MHz MHz kHz	XT XTPLL HS SOSC		
OS20	Tosc	Tosc = 1/Fosc	—			—	See Parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	—	ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾		6	10	ns		
OS41	TckF	CLKO Fall Time ⁽³⁾		6	10	ns		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).



FIGURE 28-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 28-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
SY10	TmcL	MCLR Pulse Width (low)	2	_	_	μS		
SY11	TPWRT	Power-up Timer Period	_	64	—	ms		
SY12	TPOR	Power-on Reset Delay	1	5	10	μs		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns		
SY20	TWDT	Watchdog Timer Time-out Period	0.85	1.0	1.15	ms	1:32 prescaler	
			3.4	4.0	4.6	ms	1:128 prescaler	
SY25	TBOR	Brown-out Reset Pulse Width	1	_	_	μS	$VDD \le VBOR$, voltage regulator disabled	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

FIGURE 28-19: I²C[™] BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



TABLE 28-32: I²C[™] BUS START/STOP BIT TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (Industrial)				
Param No.	Symbol	Charac	Min	Max	Units	Conditions		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS31	Thd:sta	Start Condition Hold Time	100 kHz mode	4.0	—	μS	After this period, the first	
			400 kHz mode	0.6	—	μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	—	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—	
		Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250	—	ns]	

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins (for 1 MHz mode only).



FIGURE 28-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 28-36:	PARALLEL	MASTER	PORT WRITE	TIMING	REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No	Symbol	mbol Characteristics ⁽¹⁾		Тур	Мах	Units	Conditions
PM11		PMWR Pulse Width	_	0.5 TCY	—	ns	
PM12		Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	0.75 TCY	—	ns	
PM13		PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	0.25 TCY	—	ns	
PM16		PMCSx Pulse Width	Tcy – 5	_	—	ns	

Note 1: Wait states disabled for all cases.

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com