

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	<u>.</u>
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256ga108-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-670-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80/100-Pin, 16-Bit, General Purpose Flash Microcontrollers with Peripheral Pin Select

Power Management:

- On-Chip 2.5V Voltage Regulator
- · Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run mode: 1 mA/MIPS, 2.0V Typical
- Standby Current with 32 kHz Oscillator: 2.6 μA, 2.0V Typical

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation at 32 MHz
- 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, Up to 12 Mbytes
- Linear Data Memory Addressing, Up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Analog Features:

- 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
 - Conversions available in Sleep mode
- Three Analog Comparators with Programmable Input/ Output Configuration
- Charge Time Measurement Unit (CTMU)

Peripheral Features:

- Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals at run time
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
 Up to 46 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three I²C[™] modules support Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
 - Supports RS-485, RS-232, LIN/J2602 protocols and IrDA $^{\ensuremath{\mathbb{R}}}$
 - On-chip hardware encoder/decoder for IrDA
 - Auto-wake-up and Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
 - Up to 16 address pins
 - Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- Up to 5 External Interrupt Sources

		s)	()		Rema	ppable	e Periph	erals			(1				
PIC24FJ Device	Pins	Program Memory (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA [®]	SPI	I²C™	10-Bit A/D (ch)	Comparators	PMP/PSP	JTAG	CTMU
64GA106	64	64K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
128GA106	64	128K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
192GA106	64	192K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
256GA106	64	256K	16K	31	5	9	9	4	3	3	16	3	Y	Υ	Y
64GA108	80	64K	16K	42	5	9	9	4	3	3	16	3	Y	Y	Y
128GA108	80	128K	16K	42	5	9	9	4	3	3	16	3	Y	Υ	Y
192GA108	80	192K	16K	42	5	9	9	4	3	3	16	3	Y	Υ	Y
256GA108	80	256K	16K	42	5	9	9	4	3	3	16	3	Y	Y	Y
64GA110	100	64K	16K	46	5	9	9	4	3	3	16	3	Y	Υ	Y
128GA110	100	128K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y
192GA110	100	192K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y
256GA110	100	256K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y

TABLE 1-3: D	DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 100-PIN DEVICES
--------------	---

Features	PIC24FJ64GA110	PIC24FJ128GA110	PIC24FJ192GA110	PIC24FJ256GA110
Operating Frequency		DC – 3	32 MHz	•
Program Memory (bytes)	64K	128K	192K	256K
Program Memory (instructions)	22,016	44,032	67,072	87,552
Data Memory (bytes)		16,	384	
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)	
I/O Ports		Ports A, B,	C, D, E, F, G	
Total I/O Pins		8	35	
Remappable Pins		46 (32 I/O, 1	14 input only)	
Timers:				
Total Number (16-bit)		5	(1)	
32-Bit (from paired 16-bit timers)			2	
Input Capture Channels		9	(1)	
Output Compare/PWM Channels		9	(1)	
Input Change Notification Interrupt		8	35	
Serial Communications:				
UART		4	(1)	
SPI (3-wire/4-wire)		3	(1)	
I ² C™			3	
Parallel Communications (PMP/PSP)		Y	es	
JTAG Boundary Scan		Y	es	
10-Bit Analog-to-Digital Module (input channels)		1	6	
Analog Comparators		:	3	
CTMU Interface		Y	es	
Resets (and delays)		OR, RESET Instructior struction, Hardware Tra (PWRT, OS		
Instruction Set	76 Bas	e Instructions, Multiple	e Addressing Mode Va	ariations
Packages		100-Pi	n TQFP	

Note 1: Peripherals are accessible through remappable pins.

TABLE 4-6: TIMER REGISTER MAP

DS39905E-pag	
e 42	

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer1 Peri	iod Register	r							FFFF
T1CON	0104	TON	—	TSIDL	_	_	_	—	_	_	TGATE	TCKPS1	TCKPS0		TSYNC	TCS		0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Timer	3 Holding F	Register (for	32-bit time	r operations	only)						0000
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer2 Peri	iod Register	r							FFFF
PR3	010E								Timer3 Peri	iod Register	r							FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tim	ner5 Holdin	g Register (for 32-bit o	perations or	nly)						0000
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer4 Peri	iod Register	r							FFFF
PR5	011C	Timer5 Period Register							FFFF									
T4CON	011E	TON	_	TSIDL	—	—	—	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T5CON	0120	TON		TSIDL	_	_	_	_	_		TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 7-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0					
pit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—	SPF1IP2	SPF1IP1	SPF1IP0	—	T3IP2	T3IP1	T3IP0					
bit 7							bit					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'						
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
L:1 4 F	Unimalanaa	tad: Daad as (o'									
bit 15	-	ted: Read as '		Driarity bita								
bit 14-12		: UART1 Rece pt is priority 7 (I	=	-								
	•		ingricor priority									
	•											
	•	• 001 = Interrupt is priority 1										
		pt is priority 1 pt source is dis	abled									
bit 11		ted: Read as '										
bit 10-8	-			hits								
		SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•	p										
	•											
	• 001 = Interru	nt is priority 1										
		pt is priority i pt source is dis	abled									
bit 7		ted: Read as '										
bit 6-4	-	SPI1 Fault In		bits								
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•		/	• /								
	•											
	• 001 = Interrupt is priority 1											
		pt source is dis	abled									
bit 3	Unimplemen	ted: Read as '	o'									
bit 2-0	T3IP<2:0>: ⊺	imer3 Interrupt	Priority bits									
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)								
	•											
	•											
	•											
	• 001 = Interru	pt is priority 1										

REGISTER 7-38: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC9IP2	IC9IP1	IC9IP0	—	OC9IP2	OC9IP1	OC9IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 bit 6-4	Unimplemented: Read as '0' IC9IP<2:0>: Input Capture Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
	001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	<pre>OC9IP<2:0>: Output Compare Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>

8.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ256GA110 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 8-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the Primary Oscillator modes (EC, HS or XT); otherwise, if the POSCEN bit is also not set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 10-26: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15-14	Unimplemen	ted: Read as '	o'				
bit 13-8	RP9R<5:0>:	RP9 Output Pir	n Mapping bits	;			
	Peripheral ou	tput number n i	is assigned to	pin, RP9 (see 1	Table 10-3 for p	eripheral funct	ion numbers).
h# 7 0		(ad. Deed as (~!				

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP8R<5:0>:** RP8 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP8 (see Table 10-3 for peripheral function numbers).

REGISTER 10-27: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP11 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP10R<5:0>: RP10 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP10 (see Table 10-3 for peripheral function numbers).

REGISTER 10-32:	RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10
-----------------	--

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8
 RP21R<5:0>: RP21 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP21 (see Table 10-3 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5.0
 RP22P = 5:0
- bit 5-0 **RP20R<5:0:>** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table 10-3 for peripheral function numbers).

REGISTER 10-33: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP23 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP22 (see Table 10-3 for peripheral function numbers).

16.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)

$$FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$$

or
$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000}\right) - 1$$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-1: I²C[™] CLOCK RATES^(1,2)

16.4 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00010000', the slave module will detect both addresses: '0000000' and '0010000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required System	Fcy	I2CxBI	RG Value	Actual
FSCL	FCY	(Decimal)	(Hexadecimal)	FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2: I²C[™] RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description					
0000 000	0	General Call Address ⁽²⁾					
0000 000	1	Start Byte					
0000 001	х	Cbus Address					
0000 010	х	Reserved					
0000 011	х	Reserved					
0000 1xx	x	HS Mode Master Code					
1111 1xx	х	Reserved					
1111 0xx	х	10-Bit Slave Upper Byte ⁽³⁾					

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- 2: The address will be Acknowledged only if GCEN = 1.
- 3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0	
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	
bit 7							bit	
Legend:		HC = Hardwa	are Clearable bit	t				
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkr	iown	
bit 15	12CEN: 12Cx	Enable bit						
			le and configure	s the SDAx an	d SCLx pins as	s serial port pin	s	
			All I ² C pins are o					
bit 14	Unimplemer	nted: Read as '	0'					
bit 13		op in Idle Mode						
			eration when de ation in Idle mod		Idle mode			
bit 12	SCLREL: SC	CLx Release Co	ontrol bit (when	operating as I ²	C Slave)			
	1 = Releases							
		= Holds SCLx clock low (clock stretch)						
	$\frac{\text{If STREN} = 1}{\text{Bit is } R/W}$		y write '0' to ini	tiate stretch an	d write '1' to re	lease clock) H	lardware cle	
			nission. Hardwa					
	<u>If STREN = c</u>							
	Bit is R/S (i.e transmission.		ay only write '1	' to release cl	ock). Hardware	e clear at begi	nning of slav	
bit 11			al Management	t Interface (IPM	11) Enable bit			
		port mode is e	nabled; all addr					
bit 10		t Slave Address	sina hit					
) is a 10-bit slav	-					
		is a 7-bit slave						
bit 9	DISSLW: Dis	able Slew Rate	e Control bit					
		control disable						
		control enable						
bit 8		us Input Levels		ith SMPula ana	oification			
		SMBus input th	lds compliant wi hresholds	iti Sivibus sper	Cilication			
bit 7	GCEN: Gene	eral Call Enable	bit (when operation	ating as I ² C sla	ave)			
			a general call a	ddress is receiv	ved in the I2Cx	RSR		
		s enabled for r	• •					
		call address dis	auleu					
bit 6	STREN: SOL	v Clock Strata	n Enable bit (wb	en operating a	e 12C elava			
bit 6		x Clock Stretch	n Enable bit (wh SCI RFL bit	en operating a	s I ² C slave)			

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0		
bit 15							bit 8		
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit 0		
Legend:		C = Clearable			re Clearable bi				
R = Readable		W = Writable I	oit		nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15		ARTx Enable bit	(1)						
		s enabled; all U		controlled by L	JARTx as defin	ed by UEN<1:0)>		
		s disabled; all L							
	minimal								
bit 14	Unimplemen	ted: Read as '0)'						
bit 13	•	in Idle Mode bit							
		nue module ope e module operat			s Idle mode				
bit 12		Encoder and De							
		oder and decod							
	0 = IrDA encoder and decoder disabled								
bit 11	RTSMD: Mod	de Selection for	UxRTS Pin bi	t					
		oin in Simplex m oin in Flow Cont							
bit 10	Unimplemen	ted: Read as 'o)'						
bit 9-8	UEN<1:0>: L	JARTx Enable b	its						
		UxRX and BCL				ontrolled by po	rt latches		
		UxRX, UxCTS							
		UxRX and UxR and UxRX pins							
	latches	•							
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit				
		vill continue to s		RX pin; interrup	t generated on	i falling edge, bi	it cleared in		
		e on following ris	sing edge						
hit 6	0 = No wake	•	Mada Salaat I	ait					
bit 6		ARTx Loopback	wode Select	JIL					
		k mode is disab	led						
bit 5	-	o-Baud Enable							
		aud rate measu		e next characte	er – requires re	ception of a Sy	nc field (55h);		
		n hardware upo e measurement		ompleted					
		he peripheral in			nfigured to an a	available RPn pi	in. See		
	ction 10.4 "Peripheral Pin Select" for more information. s feature is only available for the 16x BRG mode (BRGH = 0).								

REGISTER 17-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
bit 15		·		•			bit 8			
		R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾						
R/W-0	R/W-0		-		R/W-0	R/W-0	R/W-0			
CSF1 bit 7	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP bit 0			
							bit t			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	PMPEN: Par 1 = PMP en	allel Master Po	rt Enable bit							
	-	abled, no off-ch	nip access perfo	ormed						
bit 14	Unimplemer	nted: Read as '	0'							
bit 13	PSIDL: Stop	in Idle Mode bi	t							
		nue module ope e module opera			e mode					
bit 12-11	ADRMUX<1	:0>: Address/D	ata Multiplexing	Selection bits						
	11 = Reserv									
						per 3 bits are r	nultiplexed or			
			ear on separat	e pins						
bit 10			 00 = Address and data appear on separate pins PTBEEN: Byte Enable Port Enable bit (16-Bit Master mode) 							
			Enable bit (10-	Bit Master mod	e)					
	1 = PMBE po 0 = PMBE po	ort enabled		Bit Master mod	e)					
bit 9	0 = PMBE po	ort enabled			e)					
bit 9	0 = PMBE po PTWREN: W 1 = PMWR/F	ort enabled ort disabled	bbe Port Enable abled		e)					
bit 9 bit 8	0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F	ort enabled ort disabled /rite Enable Stro PMENB port en	obe Port Enable abled abled	e bit	e)					
	0 = PMBE po PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port ena	obe Port Enable abled abled e Port Enable b bled	e bit	e)					
bit 8	0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa	obe Port Enable abled abled e Port Enable b bled bled	e bit	e)					
	0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fun	obe Port Enable abled abled e Port Enable b bled bled	e bit	e)					
bit 8	0 = PMBE pc PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fun	obe Port Enable abled e Port Enable b bled bled ction bits inction as chip nip select, PMC	e bit bit select S1 functions as	s address bit 1	4				
bit 8	0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fun ed and PMCS2 fu functions as cl	obe Port Enable abled abled e Port Enable t bled bled ction bits inction as chip nip select, PMC inction as addre	e bit bit select S1 functions as	s address bit 1	4				
bit 8 bit 7-6	0 = PMBE pc PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1 ALP: Address 1 = Active-h	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa PMWR port disa Chip Select Fun ed and PMCS2 fu and PMCS2 fu	obe Port Enable abled abled e Port Enable t bled bled ction bits inction as chip nip select, PMC inction as addre / bit ⁽¹⁾ d PMALH)	e bit bit select S1 functions as	s address bit 1	4				
bit 8 bit 7-6	0 = PMBE pc PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-lo	ort enabled ort disabled /rite Enable Strop PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fun ed and PMCS2 fu and PMCS2 fu s Latch Polarity igh (PMALL and	obe Port Enable abled e Port Enable b bled ction bits inction as chip nip select, PMC inction as addre d bit ⁽¹⁾ d PMALH) PMALH)	e bit bit select S1 functions as	s address bit 1	4				
bit 8 bit 7-6 bit 5	0 = PMBE pc PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-h 1 = Active-h	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR por	obe Port Enable abled abled e Port Enable to bled bled ction bits inction as chip nip select, PMC inction as addre / bit ⁽¹⁾ d PMALH) y bit ⁽¹⁾	e bit bit select S1 functions as	s address bit 1	4				
bit 8 bit 7-6 bit 5	0 = PMBE pc PTWREN: W 1 = PMWR/f 0 = PMWR/f PTRDEN: Re 1 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-h 0 = Active-lo	ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR disa PMWR port disa PMWR dis	obe Port Enable abled abled e Port Enable t bled bled ction bits inction as chip nip select, PMC inction as addre / bit ⁽¹⁾ d PMALH) PMALH) y bit ⁽¹⁾ (CS2)	e bit bit select S1 functions as	s address bit 1	4				

REGISTER 18-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0
bit 15	·					·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB1 ⁽¹⁾	WAITB0 ⁽¹⁾	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽¹⁾	WAITE0 ⁽¹⁾
bit 7							bit C
Legend:							
R = Readab	le bit V	V = Writable	oit	U = Unimple	mented bit, read	1 as '0'	
-n = Value a	t POR "	1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	BUSY: Busy bit	(Master mod	e only)				
	1 = Port is busy	y (not useful v	• •	essor stall is a	ctive)		
bit 14-13	0 = Port is not I	2	at Mada hita				
DIL 14-13	IRQM<1:0>: Int 11 = Interrupt			er 3 is read or V	Write Buffer 3 is	written (Buffere	d PSP mode)
	or on a re	ead or write o	peration when	PMA<1:0> =	11 (Addressable		
	10 = No interru						
	01 = Interrupt 9 00 = No interru			reau/write cyt	Je		
bit 12-11	INCM<1:0>: Inc						
	11 = PSP read					ly)	
	10 = Decremen 01 = Incremen						
	00 = No incren			-	e		
bit 10	MODE16: 8/16-	Bit Mode bit					
	1 = 16-bit mode 0 = 8-bit mode:						
bit 9-8	MODE<1:0>: P	-					
	11 = Master M						' :0>)
	10 = Master M						.0
	01 = Enhanceo 00 = Legacy P						
bit 7-6	WAITB<1:0>: D			•			•)
	11 = Data wait						
	10 = Data wait		•				
	01 = Data wait 00 = Data wait						
bit 5-2	WAITM<3:0>: F		•	•			
	1111 = Wait of	additional 15	Тсү		·		
	 0001 = Wait of a	additional 1]	- CV				
	0000 = No addi			n forced into o	ne Tcy) ⁽²⁾		
bit 1-0	WAITE<1:0>: D	Data Hold Afte	er Strobe Wait	State Configu	ration bits ⁽¹⁾		
	11 = Wait of 4						
	10 = Wait of 3 01 = Wait of 2						
	00 = Wait of 2						
Note 1: V		hite are igner	ed whonover	M/AITM/~2.0~	- 0000		
	VAITB and WAITE	-					


REGISTER 18-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER

2: A single cycle delay is required between consecutive read and/or write operations.


FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)

PIC24F	PMA<13:8>	
	PMD<7:0> PMA<7:0>	
	PMCS1	
	PMCS2	Address Bus
	PMALL	Multiplexed
		Address Bus
		Control Lines
	-	

FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)







19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The Real-Time Clock and Calendar (RTCC) provides on-chip, hardware-based clock and calendar functionality with little or no CPU overhead. It is intended for applications where accurate time must be maintained for extended periods with minimal CPU activity and with limited power resources, such as battery-powered applications. Key features include:

- Time data in hours, minutes and seconds, with a granularity of one-half second
- 24-hour format (military time) display option
- · Calendar data as date, month and year
- Automatic, hardware-based day of week and leap year calculations for dates from 2000 through 2099
- Time and calendar data in BCD format for compact firmware
- Highly configurable alarm function
- External output pin with selectable alarm signal or seconds "tick" signal output
- · User calibration feature with auto-adjust

A simplified block diagram of the module is shown in Figure 19-1. The SOSC and RTCC will both remain running while the device is held in Reset with MCLR and will continue running after MCLR is released.




FIGURE 19-1: RTCC BLOCK DIAGRAM

REGISTER 20-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	—
bit 7				·	•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

TABLE 28-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)


DC CHARACT	ERISTICS		Standard Ope Operating terr	perature -40°C ≤	$TA \leq +85^{\circ}C$ for Industri	3.6V (unless otherwise stated) +85°C for Industrial +125°C for Extended		
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Idle Current (li	DLE): Core O	ff, Clock On	Base Current,	PMD Bits are Set ⁽²⁾				
DC51	4.3	13.0	μA	-40°C				
DC51a	4.5	13.0	μA	+25°C	2.0V (3)			
DC51b	10	32	μA	+85°C	2.00(*)			
DC51c	40	115	μA	+125°C				
DC51d	44	77	μA	-40°C		LPRC (31 kHz)		
DC51e	44	77	μA	+25°C	3 3V (4)			
DC51f	70	132	μA	+85°C	3.3007			
DC51g	130	217	μA	+125°C				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with core off, clock on, all modules off and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD).






TABLE 28-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
DO31	TIOR	Port Output Rise Time	—	10	25	ns	
DO32	TIOF	Port Output Fall Time	_	10	25	ns	
DI35	Tinp	INTx pin High or Low Time (output)	20	_	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.


TABLE 28-18: RESET SPECIFICATIONS

AC CHARACTERISTICS		$ \begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
TPOR	Power-up Time	_	2	—	μS			
TRST	Internal State Reset Time	—	50	—	μS			
TPWRT		—	64	—	ms	ENVREG tied to Vss		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

α

β

11°

11°

12°

12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

13°

13°