

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga106-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.2 Other Special Features

- Peripheral Pin Select: The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ256GA110 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent I<sup>2</sup>C™ modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select (PPS) feature, four independent UARTs with built-in IrDA<sup>®</sup> encoder/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GA110 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** In addition to their other analog features, members of the PIC24FJ256GA110 family include the brand new CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- **Parallel Master Port:** One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up the timer resources and program memory space for the use of the core application.

### 1.3 Details on Individual Family Members

Devices in the PIC24FJ256GA110 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in four ways:

- Flash program memory (64 Kbytes for PIC24FJ64GA1 devices, 128 Kbytes for PIC24FJ128GA1 devices, 192 Kbytes for PIC24FJ192GA1 devices and 256 Kbytes for PIC24FJ256GA1 devices).
- Available I/O pins and ports (53 pins on 6 ports for 64-pin devices, 69 pins on 7 ports for 80-pin devices and 85 pins on 7 ports for 100-pin devices).
- 3. Available Interrupt-on-Change Notification (ICN) inputs (same as the number of available I/O pins for all devices).
- 4. Available remappable pins (31 pins on 64-pin devices, 42 pins on 80-pin devices and 46 pins on 100-pin devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ256GA110 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

### TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 80-PIN DEVICES

Features	PIC24FJ64GA108	PIC24FJ128GA108	PIC24FJ192GA108	PIC24FJ256GA108
Operating Frequency		DC – 3	32 MHz	
Program Memory (bytes)	64K	128K	192K	256K
Program Memory (instructions)	22,016	44,032	67,072	87,552
Data Memory (bytes)		16,	384	
Interrupt Sources (soft vectors/NMI traps)		66 (	62/4)	
I/O Ports		Ports A, B,	C, D, E, F, G	
Total I/O Pins		6	9	
Remappable Pins		42 (31 I/O, 1	11 input only)	
Timers: Total Number (16-bit) 32-Bit (from paired 16-bit timers)			(1)	
Input Capture Channels		9	(1)	
Output Compare/PWM Channels		9	(1)	
Input Change Notification Interrupt		6	9	
Serial Communications:				
UART		-	(1)	
SPI (3-wire/4-wire)		3	(1)	
l <sup>2</sup> C™			3	
Parallel Communications (PMP/PSP)		Y	es	
JTAG Boundary Scan		Y	es	
10-Bit Analog-to-Digital Module (input channels)		1	6	
Analog Comparators			3	
CTMU Interface		Y	es	
Resets (and delays)		OR, RESET Instructior truction, Hardware Tra (PWRT, OS		
Instruction Set	76 Bas	e Instructions, Multiple	e Addressing Mode Va	ariations
Packages		80-Pir	TQFP	

**Note 1:** Peripherals are accessible through remappable pins.

TABLE 1-3: D	DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 100-PIN DEVICES
--------------	---

Features	PIC24FJ64GA110	PIC24FJ128GA110	PIC24FJ192GA110	PIC24FJ256GA110
Operating Frequency		DC – 3	32 MHz	•
Program Memory (bytes)	64K	128K	192K	256K
Program Memory (instructions)	22,016	44,032	67,072	87,552
Data Memory (bytes)		16,	384	
Interrupt Sources (soft vectors/NMI traps)		66 (	62/4)	
I/O Ports		Ports A, B,	C, D, E, F, G	
Total I/O Pins		8	35	
Remappable Pins		46 (32 I/O, 1	14 input only)	
Timers:				
Total Number (16-bit)		5	(1)	
32-Bit (from paired 16-bit timers)			2	
Input Capture Channels		9	(1)	
Output Compare/PWM Channels		9	(1)	
Input Change Notification Interrupt		8	35	
Serial Communications:				
UART		4	(1)	
SPI (3-wire/4-wire)		3	(1)	
I <sup>2</sup> C™			3	
Parallel Communications (PMP/PSP)		Y	es	
JTAG Boundary Scan		Y	es	
10-Bit Analog-to-Digital Module (input channels)		1	6	
Analog Comparators		:	3	
CTMU Interface		Y	es	
Resets (and delays)		OR, RESET Instructior struction, Hardware Tra (PWRT, OS		
Instruction Set	76 Bas	e Instructions, Multiple	e Addressing Mode Va	ariations
Packages		100-Pi	n TQFP	

**Note 1:** Peripherals are accessible through remappable pins.

### TABLE 4-6: TIMER REGISTER MAP

DS39905E-pag	
e 42	

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer1 Peri	iod Register	r							FFFF
T1CON	0104	TON	—	TSIDL	_	_	_	—	_	_	TGATE	TCKPS1	TCKPS0		TSYNC	TCS		0000
TMR2	0106		Timer2 Register												0000			
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)												0000			
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer2 Peri	iod Register	r							FFFF
PR3	010E								Timer3 Peri	iod Register	r							FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tim	ner5 Holdin	g Register (	for 32-bit o	perations or	nly)						0000
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer4 Peri	iod Register	r							FFFF
PR5	011C								Timer5 Peri	iod Register	r							FFFF
T4CON	011E	TON	_	TSIDL	—	—	—	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T5CON	0120	TON		TSIDL	_	_	_	_	_		TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF		_		SPI2IF	SPF2IF
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	PMPIF: Para	llel Master Port	Interrupt Flag	Status bit			
		request has oc request has no					
bit 12		•		ipt Flag Status I	oit		
	•	request has oc		ipt ing change			
	0 = Interrupt	request has no	toccurred				
bit 11	-	-		ipt Flag Status I	oit		
	•	request has oc					
oit 10	•	request has no ut Compare Ch		ıpt Flag Status I	nit		
	-	request has oc		ipt i lag Status i	Jit		
		request has no					
bit 9	OC5IF: Outp	ut Compare Ch	annel 5 Interru	ipt Flag Status I	oit		
		request has oc					
L:1 0		request has no		les Ctatus bit			
bit 8	-	Capture Chann request has oc		lag Status bit			
		request has no					
bit 7	IC5IF: Input (	Capture Chann	el 5 Interrupt F	lag Status bit			
		request has oc					
	•	request has no					
bit 6	-	Capture Chann	-	lag Status bit			
		request has oc request has no					
bit 5		Capture Chann		lag Status bit			
	-	request has oc	-	•			
	-	request has no					
oit 4-2	-	ted: Read as '					
bit 1		Event Interrup	-	It			
		request has oc request has no					
bit 0	-	2 Fault Interrup		it			
		request has oc	-				
		request has no					

### REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

### REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0       U-0       U-0       R/W-0       R/W-0       R/W-0       U-0												
bit 15       bit         U-0       U-0       U-0       R/W-0       R/W-0       U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
U-0       U-0       U-0       R/W-0       R/W-0       R/W-0       U-0         -       -       -       CRCIE       U2ERIE       U1ERIE       -         bit 7       bit       bit       bit       Bit       U=0       U=0       U=0       D=0         constraints       R= Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit         Dit 15-14       Unimplemented: Read as '0'       D= Bit is cleared       x = Bit is unknown         Dit 15-14       Unimplemented: Read as '0'       D= Interrupt request enabled       0 = Interrupt request as '0'         Dit 12-9       Unimplemented: Read as '0'       Dit 12:       D= Interrupt request enabled       D= Interrupt request not enabled         Dit 8       LVDIE: Low-Voltage Detect Interrupt Enable bit       1 = Interrupt request enabled       D = Interrupt request not enabled         Dit 7-4       Unimplemented: Read as '0'       Dit 3       CRCIE: CRC Generator Interrupt Enable bit       1 = Interrupt request not enabled         Dit 2       U2ERIE: UART2 Error Interrupt Enable bit       1 = Interrupt request enabled       D = Interrupt request enabled         Dit 1       UIERIE: UART1 Error Interrupt Enable bit       1 = Interrupt request enabled       D = Interrupt request enabled         Di Interrupt request enabled<	—	—	CTMUIE	—	—		—	LVDIE				
Image: Section of the section of t	bit 15							bit 8				
Image: Section of the section of t												
bit 7       bit         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         in = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       bit       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       bit       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'       bit       x = Bit is unknown         bit 12-9       Unimplemented: Read as '0'       bit       1 = Interrupt request not enabled         bit 12-9       Unimplemented: Read as '0'       bit       1 = Interrupt request not enabled         bit 7-4       Unimplemented: Read as '0'       bit       1 = Interrupt request not enabled         bit 3       CRCIE: CRC Generator Interrupt Enable bit       1 = Interrupt request enabled       0 = Interrupt request not enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit       1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit       1 = Interrupt request not enabled       0 = Interrupt request enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit       1 = Interrupt request enabled       0 = Interrupt request enabled	U-0	U-0	U-0	U-0				U-0				
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         in = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'          bit 15-14       Unimplemented: Read as '0'          bit 13       CTMUIE: CTMU Interrupt Enable bit       1 = Interrupt request enabled         0 = Interrupt request enabled       0 = Interrupt request not enabled         bit 12-9       Unimplemented: Read as '0'         bit 8       LVDIE: Low-Voltage Detect Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled <t< td=""><td></td><td></td><td>_</td><td>—</td><td>CRCIE</td><td>U2ERIE</td><td>U1ERIE</td><td></td></t<>			_	—	CRCIE	U2ERIE	U1ERIE					
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'           bit 13       CTMUIE: CTMU Interrupt Enable bit       1 = Interrupt request enabled          bit 13       CTMUIE: CTMU Interrupt Enable bit       1 = Interrupt request not enabled          bit 12-9       Unimplemented: Read as '0'           bit 12-9       Unimplemented: Read as '0'           bit 12-9       Unimplemented: Read as '0'           bit 8       LVDIE: Low-Voltage Detect Interrupt Enable bit       1 = Interrupt request not enabled          bit 7-4       Unimplemented: Read as '0'            bit 3       CRCIE: CRC Generator Interrupt Enable bit       1 = Interrupt request not enabled          bit 4       Interrupt request ont enabled             bit 2       U2ERIE: UART2 Error Interrupt Enable bit       1 = Interrupt request not enabled            bit 1       UITERIE: UART1 Error Interrupt Enable bit       1 = Interrupt request not enabled	bit 7							bit C				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-14       Unimplemented: Read as '0'           bit 13       CTMUIE: CTMU Interrupt Enable bit       1 = Interrupt request enabled          bit 13       CTMUIE: CTMU Interrupt Enable bit       1 = Interrupt request not enabled          bit 12-9       Unimplemented: Read as '0'           bit 12-9       Unimplemented: Read as '0'           bit 12-9       Unimplemented: Read as '0'           bit 8       LVDIE: Low-Voltage Detect Interrupt Enable bit       1 = Interrupt request not enabled          bit 7-4       Unimplemented: Read as '0'            bit 3       CRCIE: CRC Generator Interrupt Enable bit       1 = Interrupt request not enabled          bit 4       Interrupt request ont enabled             bit 2       U2ERIE: UART2 Error Interrupt Enable bit       1 = Interrupt request not enabled            bit 1       UITERIE: UART1 Error Interrupt Enable bit       1 = Interrupt request not enabled	Legend:											
bit 15-14       Unimplemented: Read as '0'         0 = Interrupt request enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request enabled       0 = Interrupt request enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled         0 = Interrupt request not enabled       0 = Interrupt request not enabled	-	ole bit	W = Writable b	oit	U = Unimplem	nented bit, read	d as '0'					
bit 13       CTMUIE: CTMU Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 12-9         Unimplemented: Read as '0'         bit 8         LVDIE: Low-Voltage Detect Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled         0 = Interrupt request not enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled	-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 13       CTMUIE: CTMU Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 12-9         Unimplemented: Read as '0'         bit 8         LVDIE: Low-Voltage Detect Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled         0 = Interrupt request not enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled												
1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 12-9         Unimplemented: Read as '0'         bit 8         LVDIE: Low-Voltage Detect Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request ont enabled         0 = Interrupt request not enabled         bit 7-4         Unimplemented: Read as '0'         cRCIE: CRC Generator Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 3         CRCIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled         0 = Interrupt request not enabled         bit 2         U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled         bit 1         1 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled	bit 15-14	Unimplemer	nted: Read as '0	,								
<ul> <li>o = Interrupt request not enabled</li> <li>bit 12-9</li> <li>Unimplemented: Read as '0'</li> <li>LVDIE: Low-Voltage Detect Interrupt Enable bit         <ol> <li>= Interrupt request enabled</li> <li>= Interrupt request enabled</li> <li>o = Interrupt request not enabled</li> </ol> </li> <li>bit 3</li> <li>CRCIE: CRC Generator Interrupt Enable bit         <ol> <li>= Interrupt request enabled</li> <li>= Interrupt request not enabled</li> </ol> </li> <li>bit 2</li> <li>U2ERIE: UART2 Error Interrupt Enable bit         <ol> <li>I = Interrupt request enabled</li> <li>= Interrupt request not enabled</li> <li>I = Interrupt request not enabled</li> <li>= Interrupt request not</li></ol></li></ul>	bit 13	CTMUIE: CT	MU Interrupt En	able bit								
bit 8       LVDIE: Low-Voltage Detect Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request not enabled         bit 7-4       Unimplemented: Read as '0'         bit 3       CRCIE: CRC Generator Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled         bit 1       Interrupt request enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request not enabled       0 = Interrupt request not enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled         bit 1       U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled       0 = Interrupt request enabled												
<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = CRCIE: CRC Generator Interrupt Enable bit</li> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = Interrupt request not enabled</li> <li>0 = Interrupt request not enabled</li> </ul>	bit 12-9	Unimplemer	nted: Read as '0	,								
<ul> <li>0 = Interrupt request not enabled</li> <li>bit 7-4</li> <li>Unimplemented: Read as '0'</li> <li>bit 3</li> <li>CRCIE: CRC Generator Interrupt Enable bit         <ol> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> <li>bit 2</li> <li>U2ERIE: UART2 Error Interrupt Enable bit                 <ol> <li>a = Interrupt request enabled</li> <li>bit 1 = Interrupt request enabled</li> <li>bit 2</li> <li>U1ERIE: UART2 Error Interrupt Enable bit                     <ol> <li>a = Interrupt request enabled</li> <li>bit 1 = Interrupt request not enabled</li> <li>bit 1 = Interrupt request not enabled</li> <li>bit 1 = Interrupt request not enabled</li></ol></li></ol></li></ol></li></ul>	bit 8	LVDIE: Low-	Voltage Detect I	nterrupt Enat	ole bit							
bit 3       CRCIE: CRC Generator Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 2       U2ERIE: UART2 Error Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request enabled         0 = Interrupt request not enabled         bit 1         U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled			•									
<pre>1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 U1ERIE: UART1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled</pre>	bit 7-4	Unimplemer	nted: Read as '0	'								
<ul> <li>0 = Interrupt request not enabled</li> <li>Dit 2</li> <li>U2ERIE: UART2 Error Interrupt Enable bit</li> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> <li>Dit 1</li> <li>U1ERIE: UART1 Error Interrupt Enable bit</li> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>	bit 3	CRCIE: CRC	Generator Inter	rupt Enable I	oit							
1 = Interrupt request enabled         0 = Interrupt request not enabled         bit 1         U1ERIE: UART1 Error Interrupt Enable bit         1 = Interrupt request enabled         0 = Interrupt request not enabled         0 = Interrupt request not enabled												
<ul> <li>0 = Interrupt request not enabled</li> <li>Dit 1</li> <li>DIERIE: UART1 Error Interrupt Enable bit</li> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>	bit 2	U2ERIE: UA	RT2 Error Interro	upt Enable bi	t							
<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>			1 = Interrupt request enabled									
0 = Interrupt request not enabled	bit 1				t							
	hit O	-	-									
	DILU	Unimplemen	iteo: Read as 10	l								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			—				
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit C
Legend:							
R = Readab		W = Writable		•	mented bit, reac		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15-7 bit 6-4 bit 3 bit 2-0	AD1IP<2:0>: 111 = Interru	nted: Read as ' A/D Conversion pt is priority 7 ( pt is priority 1 pt source is dis nted: Read as ' >: UART1 Trans	n Complete In highest priority abled 0'	v interrupt)	bits		
UIL 2-U	111 = Interru • • 001 = Interru	pt is priority 7 ( pt is priority 7 ) pt is priority 1 pt source is dis	highest priority				

### REGISTER 7-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

### 7.4 Interrupt Setup Procedures

### 7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are									
	initialized, such that all user interrupt									
	sources are assigned to priority level 4.									

- 3. Clear the interrupt status flag bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value E0h with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

### 10.4.3.4 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

#### 10.4.3.5 Mapping Exceptions for PIC24FJ256GA110 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ256GA110 family devices, the maximum number of remappable pins available are 46, which includes 14 input only pins. In addition, some pins in the RPn and RPIn sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 10-4.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ256GA110 family devices, this includes all values greater than 45 ('101101').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

### 10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

### 10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

### 10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

### 10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

#### TABLE 10-4: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ256GA110 FAMILY DEVICES

Device Pin Count		RP Pins (I/O)	RPI Pins			
Device Pill Count	Total	Unimplemented	Total	Unimplemented		
64-pin	29	RP5, RP15, RP31	2	RPI32-36, RPI38-44		
80-pin	31	RP31	11	RPI32, RPI39, RPI41		
100-pin	32	_	14	—		

### REGISTER 10-5: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T5CKR<5:0>: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	T4CKR<5:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

### REGISTER 10-6: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

### REGISTER 10-22: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as 'o	)'				
bit 13-8	RP1R<5:0>:	RP1 Output Pin	n Mapping bits	i			
	Peripheral out	tput number n i	s assigned to	pin, RP1 (see T	able 10-3 for p	eripheral functi	ion numbers).

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP0R<5:0>:** RP0 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers).

### REGISTER 10-23: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R<5:0>:** RP3 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP3 (see Table 10-3 for peripheral function numbers).

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP2 (see Table 10-3 for peripheral function numbers).

REGISTER 10-24: RPG	OR2: PERIPHERAL PIN SELECT	OUTPUT REGISTER 2
---------------------	----------------------------	-------------------

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP5R5 <sup>(1)</sup>	RP5R4 <sup>(1)</sup>	RP5R3 <sup>(1)</sup>	RP5R2 <sup>(1)</sup>	RP5R1 <sup>(1)</sup>	RP5R0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: RP5 Output Pin Mapping bits <sup>(1)</sup>

Peripheral output number n is assigned to pin, RP5 (see Table 10-3 for peripheral function numbers).bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP4R<5:0>:** RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table 10-3 for peripheral function numbers).

**Note 1:** Unimplemented in 64-pin devices; read as '0'.

### REGISTER 10-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R<5:0>:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP7 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP6R<5:0>:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table 10-3 for peripheral function numbers).

bit 0

### REGISTER 10-26: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15						• •	bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-14	Unimplemen	ted: Read as '	o'				
bit 13-8	RP9R<5:0>:	RP9 Output Pir	n Mapping bits	6			
	Peripheral ou	tput number n i	is assigned to	pin, RP9 (see 1	Table 10-3 for p	peripheral funct	ion numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP8R<5:0>:** RP8 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP8 (see Table 10-3 for peripheral function numbers).

### REGISTER 10-27: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'


bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP11 (see Table 10-3 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP10 (see Table 10-3 for peripheral function numbers).



### FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM

3: The ADC event trigger is available only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode.

### **REGISTER 17-2: UxSTA: UARTX STATUS AND CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV <sup>(1)</sup>	UTXISEL0	—	UTXBRK	UTXEN <sup>(2)</sup>	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable b	it	
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkı	nown
	00 = Interrup	ons are comple ot when a chara ne character op	acter is transf	erred to the Tra smit buffer)	insmit Shift Re	gister (this imp	lies there is a
bit 14		x <sup>®</sup> Encoder Tra (0) (1) (1)					
bit 12	Unimplemen	ted: Read as '	)'				
bit 11	UTXBRK: Tra	ansmit Break bi	t				
	cleared b	nc Break on ne by hardware up ak transmission	on completion		owed by twelv	e '0' bits, follow	ed by Stop bi

- 0 = Sync Break transmission disabled or completed
- bit 10 UTXEN: Transmit Enable bit<sup>(2)</sup>
  - 1 = Transmit enabled; UxTX pin controlled by UARTx
    - Transmit disabled; any pending transmission is aborted and the buffer is reset, UxTX pin controlled by port
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
  - 1 = Transmit buffer is full
  - 0 = Transmit buffer is not full; at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register Empty bit (read-only)
  - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
     0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits
  - 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters)
  - 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
  - 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.
- **Note 1:** Value of bit only affects the transmit properties of the module when the IrDA<sup>®</sup> encoder is enabled (IREN = 1).
  - 2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

### REGISTER 18-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER (CONTINUED)

bit 2	<b>BEP:</b> Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.


### EQUATION 21-1: A/D CONVERSION CLOCK PERIOD<sup>(1)</sup>

 $TAD = TCY \bullet (ADCS + 1)$ 

ADCS =  $\frac{\text{TAD}}{\text{TCY}} - 1$ 

**Note 1:** Based on Tcy = 2 \* Tosc, Doze mode and PLL are disabled.

### FIGURE 21-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL



### TABLE 28-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions				
Power-Down C	Current (IPD): F	PMD Bits are	Set, PMSLP	Bit is '0' <sup>(2)</sup>				
DC60	0.1	1.0	μΑ	-40°C				
DC60a	0.15	1.0	μA	+25°C				
DC60m	2.25	11	μA	+60°C	2.0V <sup>(3)</sup>			
DC60b	3.7	18.0	μA	+85°C				
DC60j	18.0	85.0	μA	+125°C				
DC60c	0.2	1.4	μΑ	-40°C				
DC60d	0.25	1.4	μΑ	+25°C				
DC60n	2.6	16.5	μΑ	+60°C	2.5V <sup>(3)</sup>	Base Power-Down Current <sup>(5)</sup>		
DC60e	4.2	27	μA	+85°C				
DC60k	20.0	110	μΑ	+125°C				
DC60f	3.6	10.0	μΑ	-40°C				
DC60g	4.0	10	μΑ	+25°C				
DC60p	8.1	25.2	μΑ	+60°C	3.3∨ <b>(4)</b>			
DC60h	11.0	36	μΑ	+85°C				
DC60I	36.0	120	μΑ	+125°C				
DC61	1.75	3	μΑ	-40°C				
DC61a	1.75	3	μA	+25°C				
DC61m	1.75	3	μA	+60°C	2.0V <sup>(3)</sup>			
DC61b	1.75	3	μΑ	+85°C				
DC61j	3.5	6	μΑ	+125°C				
DC61c	2.4	4	μΑ	-40°C		7		
DC61d	2.4	4	μΑ	+25°C	1			
DC61n	2.4	4	μΑ	+60°C	2.5V <sup>(3)</sup>	Watchdog Timer Current: ΔIWDT <sup>(5)</sup>		
DC61e	2.4	4	μΑ	+85°C				
DC61k	4.8	8	μΑ	+125°C				
DC61f	2.8	5	μΑ	-40°C				
DC61g	2.8	5	μΑ	+25°C	]			
DC61p	2.8	5	μΑ	+60°C	3.3∨ <b>(4)</b>			
DC61h	2.8	5	μΑ	+85°C	1			
DC61I	5.6	10	μA	+125°C	1			


Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD).

**5:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.



NOTES: