

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 69 |
| Program Memory Size | 64KB (22K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-TQFP |
| Supplier Device Package | 80-TQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga108t-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | Pin Number | | | Incred | |
|----------|---------------------|----------------|-----------------|-----|--------|------------------------------|
| Function | 64-Pin TQFP, QFN | 80-Pin TQFP | 100-Pin TQFP | ١⁄O | Buffer | Description |
| RD0 | 46 | 58 | 72 | I/O | ST | PORTD Digital I/O. |
| RD1 | 49 | 61 | 76 | I/O | ST | |
| RD2 | 50 | 62 | 77 | I/O | ST | |
| RD3 | 51 | 63 | 78 | I/O | ST | |
| RD4 | 52 | 66 | 81 | I/O | ST | |
| RD5 | 53 | 67 | 82 | I/O | ST | |
| RD6 | 54 | 68 | 83 | I/O | ST | |
| RD7 | 55 | 69 | 84 | I/O | ST | |
| RD8 | 42 | 54 | 68 | I/O | ST | |
| RD9 | 43 | 55 | 69 | I/O | ST | |
| RD10 | 44 | 56 | 70 | I/O | ST | |
| RD11 | 45 | 57 | 71 | I/O | ST | |
| RD12 | _ | 64 | 79 | I/O | ST | |
| RD13 | _ | 65 | 80 | I/O | ST | |
| RD14 | — | 37 | 47 | I/O | ST | |
| RD15 | — | 38 | 48 | I/O | ST | |
| RE0 | 60 | 76 | 93 | I/O | ST | PORTE Digital I/O. |
| RE1 | 61 | 77 | 94 | I/O | ST | |
| RE2 | 62 | 78 | 98 | I/O | ST | |
| RE3 | 63 | 79 | 99 | I/O | ST | |
| RE4 | 64 | 80 | 100 | I/O | ST | |
| RE5 | 1 | 1 | 3 | I/O | ST | |
| RE6 | 2 | 2 | 4 | I/O | ST | |
| RE7 | 3 | 3 | 5 | I/O | ST | |
| RE8 | _ | 13 | 18 | I/O | ST | |
| RE9 | — | 14 | 19 | I/O | ST | |
| REFO | 30 | 36 | 44 | 0 | — | Reference Clock Output. |
| RF0 | 58 | 72 | 87 | I/O | ST | PORTF Digital I/O. |
| RF1 | 59 | 73 | 88 | I/O | ST | |
| RF2 | 34 | 42 | 52 | I/O | ST | |
| RF3 | 33 | 41 | 51 | I/O | ST | |
| RF4 | 31 | 39 | 49 | I/O | ST | |
| RF5 | 32 | 40 | 50 | I/O | ST | |
| RF6 | 35 | 45 | 55 | I/O | ST | |
| RF7 | _ | 44 | 54 | I/O | ST |] |
| RF8 | _ | 43 | 53 | I/O | ST | |
| RF12 | _ | _ | 40 | I/O | ST |] |
| RF13 | _ | _ | 39 | I/O | ST | |
| Leaend: | TTL = TTL in | put buffer | | | ST = 5 | Schmitt Triager input buffer |

TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

nd: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

TABLE 4-10: UART REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|----------------|------|-------------------------------|---------------------------------|-------------|------------|-------------|--------|-------|-------------------|--------------|----------|-------|--------------|-------|--------|--------|-------|---------------|
| U1MODE | 0220 | UARTEN | _ | USIDL | IREN | RTSMD | | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISEL0 | _ | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | — | _ | — | _ | — | _ | — | | | | Tra | nsmit Regist | ter | | | | XXXX |
| U1RXREG | 0226 | — | _ | — | _ | — | _ | — | | | | Re | ceive Regist | er | | | | 0000 |
| U1BRG | 0228 | | | | | | | Bau | d Rate Ger | erator Presc | aler | | | | | | | 0000 |
| U2MODE | 0230 | UARTEN | — | USIDL | IREN | RTSMD | — | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISEL0 | — | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | — | _ | — | — | _ | — | _ | Transmit Register | | | | | | xxxx | | | |
| U2RXREG | 0236 | — | — | — | — | — | — | — | Receive Register | | | | | 0000 | | | | |
| U2BRG | 0238 | Baud Rate Generator Prescaler | | | | | | 0000 | | | | | | | | | | |
| U3MODE | 0250 | UARTEN | _ | USIDL | IREN | RTSMD | — | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U3STA | 0252 | UTXISEL1 | UTXINV | UTXISEL0 | — | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U3TXREG | 0254 | — | _ | — | — | — | — | _ | | | | Tra | nsmit Regist | ter | | | | XXXX |
| U3RXREG | 0256 | — | _ | — | — | — | — | _ | | | | Re | ceive Regist | er | | | | 0000 |
| U3BRG | 0258 | | | | | | | Bau | d Rate Ger | erator Presc | aler | | | | | | | 0000 |
| U4MODE | 02B0 | UARTEN | _ | USIDL | IREN | RTSMD | — | UEN1 | UEN0 | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSEL0 | STSEL | 0000 |
| U4STA | 02B2 | UTXISEL1 | UTXINV | UTXISEL0 | — | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U4TXREG | 02B4 | — | _ | — | _ | — | _ | — | | | | Tra | nsmit Regist | ter | | | | XXXX |
| U4RXREG | 02B6 | | | | | | 0000 | | | | | | | | | | | |
| U4BRG | 02B8 | | Baud Rate Generator Prescaler 0 | | | | | | 0000 | | | | | | | | | |
| Lanandi | | malamaatad | read as 'o' | Depatycelus | a ara ahau | n in hovoda | aimal | | | | | | | | | | | |

ed, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|------|--------|--------|---------|--------|--------|---------|---------|--------------|------------|--------|--------|--------|--------|--------|--------|--------|---------------|
| SPI1STAT | 0240 | SPIEN | _ | SPISIDL | — | — | SPIBEC2 | SPIBEC1 | SPIBEC0 | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISEL0 | SPITBF | SPIRBF | 0000 |
| SPI1CON1 | 0242 | — | _ | — | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI1CON2 | 0244 | FRMEN | SPIFSD | SPIFPOL | _ | — | — | — | — | _ | — | — | — | — | — | SPIFE | SPIBEN | 0000 |
| SPI1BUF | 0248 | | | | | | | Tra | ansmit and I | Receive Bu | ffer | | | | | | | 0000 |
| SPI2STAT | 0260 | SPIEN | — | SPISIDL | — | — | SPIBEC2 | SPIBEC1 | SPIBEC0 | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISEL0 | SPITBF | SPIRBF | 0000 |
| SPI2CON1 | 0262 | — | — | — | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI2CON2 | 0264 | FRMEN | SPIFSD | SPIFPOL | — | — | _ | _ | — | _ | — | — | — | — | _ | SPIFE | SPIBEN | 0000 |
| SPI2BUF | 0268 | | | | | | | Tra | ansmit and I | Receive Bu | ffer | | | | | | | 0000 |
| SPI3STAT | 0280 | SPIEN | — | SPISIDL | — | — | SPIBEC2 | SPIBEC1 | SPIBEC0 | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISEL0 | SPITBF | SPIRBF | 0000 |
| SPI3CON1 | 0282 | — | — | — | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI3CON2 | 0284 | FRMEN | SPIFSD | SPIFPOL | — | — | — | — | — | — | — | — | — | — | — | SPIFE | SPIBEN | 0000 |
| SPI3BUF | 0288 | | | | | | | Tra | ansmit and I | Receive Bu | ffer | | | | | | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| | | | 11.0 | | | | |
|--------------|--|---|---------------------------------|-----------------------|-------------------|-------------------|--------------------|
| | | 0-0 | U-U | 0-0 | 0-0 | K/W-0 | K/W-U |
| hit 15 | IUPUWR | | _ | | — | | L LINIOLL hit o |
| bit 15 | | | | | | | Dit 0 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
| EXTR | SWR | SWDTEN ⁽²⁾ | WDTO | SLEEP | IDLE | BOR | POR |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | abla hit | M = Mritabla b | i+ | | ponted hit read | aa 'O' | |
| -n = Value | able bit | '1' = Rit is set | n. | 0' = Bit is cle | ared | x = Rit is unkn | own |
| II Value | | 1 Dit lo oct | | | | | own |
| bit 15 | TRAPR: Trap | Reset Flag bit | | | | | |
| | $1 = A \operatorname{Trap} Co$ | onflict Reset has | occurred | 1 | | | |
| bit 14 | | egal Opcode or U | not occurred Ininitialized V | v Access Reset | Flag bit | | |
| Sit 11 | 1 = An illegal | l opcode detectio | on, an illegal a | address mode o | r uninitialized W | / register used | as an Address |
| | Pointer c | aused a Reset | | | | | |
| hit 13_10 | 0 = An liega | topcode or unini | | eset has not occ | curred | | |
| hit 9 | CM: Configur | ration Word Mism | natch Reset F | -lag hit | | | |
| bit o | 1 = A Configu | uration Word Mis | match Reset | has occurred | | | |
| | 0 = A Configu | uration Word Mis | match Reset | has not occurre | ed | | |
| bit 8 | PMSLP: Prog | gram Memory Po | wer During S | Sleep bit | n Sloop | | |
| | 1 = Program r | nemory bias volta | ge is powered | d down during Sl | eep and voltage | regulator enters | Standby mode |
| bit 7 | EXTR: Extern | nal Reset (MCLR |) Pin bit | C | | • | - |
| | 1 = A Master | Clear (pin) Rese | t has occurre | ed | | | |
| bit 6 | 0 = A Master | Clear (pin) Rese | et nas not occ | currea | | | |
| DILO | 1 = A RESET | instruction has b | een execute | d | | | |
| | 0 = A reset | instruction has n | ot been exec | cuted | | | |
| bit 5 | SWDTEN: So | oftware Enable/D | isable of WD |)T bit ⁽²⁾ | | | |
| | 1 = WDT is e 0 = WDT is d | nabled isabled | | | | | |
| bit 4 | WDTO: Watc | hdog Timer Time | e-out Flag bit | | | | |
| | 1 = WDT time | e-out has occurre | ed . | | | | |
| h # 0 | | e-out has not occ | urred | | | | |
| DIL 3 | 1 = Device ha | e From Sleep Fia | ag bit mode | | | | |
| | 0 = Device ha | as not been in SI | eep mode | | | | |
| bit 2 | IDLE: Wake- | up From Idle Flag | g bit | | | | |
| | 1 = Device ha | as been in Idle m as not been in Idl | ode e mode | | | | |
| bit 1 | BOR: Brown- | -out Reset Flag b | pit | | | | |
| | 1 = A Brown- | out Reset has or | curred. Note | that BOR is als | o set after a Po | wer-on Reset. | |
| | 0 = A Brown- | out Reset has no | ot occurred | | | | |
| DIT U | POR: Power- $1 = \Delta$ Power- | on Reset Flag bi | t curred | | | | |
| | 0 = A Power- | on Reset has no | t occurred | | | | |
| Note 1: | All of the Reset | status bits may b | e set or clear | ed in software. | Setting one of th | nese bits in soft | ware does not |
| ٦. | cause a device f | Reset. Configuration bit | is '1' (unnro | arammed) the l | NDT is alwave | enabled record | lless of the |
| ۷. | SWDTEN bit set | tting. | is ⊤ (mhi0(| | i is aiways (| Shabica, icyala | |

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

| Reset Type | Clock Source | SYSRST Delay | System Clock Delay | Notes |
|--------------------|--------------|---------------------|-----------------------|---------------|
| POR ⁽⁶⁾ | EC | TPOR + TPWRT + TRST | — | 1, 2, 7 |
| | FRC, FRCDIV | TPOR + TPWRT + TRST | TFRC | 1, 2, 3, 7 |
| | LPRC | TPOR + TPWRT + TRST | TLPRC | 1, 2, 3, 7 |
| | ECPLL | TPOR + TPWRT + TRST | TLOCK | 1, 2, 4, 7 |
| | FRCPLL | TPOR + TPWRT + TRST | TFRC + TLOCK | 1, 2, 3, 4, 7 |
| | XT, HS, SOSC | TPOR + TPWRT + TRST | Tost | 1, 2, 5, 7 |
| | XTPLL, HSPLL | TPOR + TPWRT + TRST | Tost + Tlock | 1, 2, 4, 5, 7 |
| BOR | EC | TPWRT + TRST | — | 2, 7 |
| | FRC, FRCDIV | TPWRT + TRST | TFRC | 2, 3, 7 |
| | LPRC | TPWRT + TRST | TLPRC | 2, 3, 7 |
| | ECPLL | TPWRT + TRST | TLOCK | 2, 4, 7 |
| | FRCPLL | TPWRT + TRST | TFRC + TLOCK | 2, 3, 4, 7 |
| | XT, HS, SOSC | TPWRT + TRST | Tost | 2, 5, 7 |
| | XTPLL, HSPLL | TPWRT + TRST | TFRC + TLOCK | 2, 3, 4, 7 |
| All Others | Any Clock | Trst | _ | 7 |

Note 1: TPOR = Power-on Reset delay.

- 2: TPWRT = 64 ms nominal if regulator is disabled (ENVREG tied to Vss).
- 3: TFRC and TLPRC = RC Oscillator start-up times.
- **4:** TLOCK = PLL lock time.

5: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.

6: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

7: TRST = Internal State Reset Timer

Note: For detailed operating frequency and timing specifications, see Section 28.0 "Electrical Characteristics".

REGISTER 7-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|--|------------------------------------|------------------|-------------------|-----------------|-----------------|--------|
| _ | | PMPIE | OC8IE | OC7IE | OC6IE | OC5IE | IC6IE |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| IC5IE | IC4IE | IC3IE | _ | — | _ | SPI2IE | SPF2IE |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplen | nented bit, rea | d as '0' | |
| -n = Value at | t POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | nown |
| | | | | | | | |
| bit 15-14 | Unimplemen | ted: Read as ' | כי | | | | |
| bit 13 | PMPIE: Para | llel Master Port | Interrupt Enal | ble bit | | | |
| | 1 = Interrupt 0 = Interrupt | request enable request not ena | d Ibled | | | | |
| bit 12 | OC8IE: Outp | ut Compare Ch | annel 8 Interru | upt Enable bit | | | |
| | 1 = Interrupt | request enabled | d Ibled | | | | |
| bit 11 | OC7IE: Outo | ut Compare Ch | annel 7 Interri | int Enable bit | | | |
| | 1 = Interrupt | request enable | d | | | | |
| | 0 = Interrupt | request not ena | bled | | | | |
| bit 10 | OC6IE: Outp | ut Compare Ch | annel 6 Interru | upt Enable bit | | | |
| | 1 = Interrupt 0 = Interrupt | request enableo request not ena | d Ibled | | | | |
| bit 9 | OC5IE: Outp | ut Compare Ch | annel 5 Interru | upt Enable bit | | | |
| | 1 = Interrupt | request enable | b | | | | |
| | 0 = Interrupt | request not ena | bled | | | | |
| bit 8 | IC6IE: Input (| Capture Channe | el 6 Interrupt E | Enable bit | | | |
| | 1 = Interrupt 0 = Interrupt | request enable request not ena | d Ibled | | | | |
| bit 7 | IC5IE: Input (| Capture Channe | el 5 Interrupt E | nable bit | | | |
| | 1 = Interrupt | request enabled | d | | | | |
| | 0 = Interrupt | request not ena | bled | | | | |
| bit 6 | IC4IE: Input (| Capture Channe | el 4 Interrupt E | Enable bit | | | |
| | 1 = Interrupt | request enable | d | | | | |
| | 0 = Interrupt | request not ena | ibled | | | | |
| bit 5 | IC3IE: Input (| Capture Channe | el 3 Interrupt E | nable bit | | | |
| | 1 = Interrupt request enabled 0 = Interrupt request not enabled | | | | | | |
| bit 4-2 | Unimplemented: Read as '0' | | | | | | |
| bit 1 | SPI2IE: SPI2 Event Interrupt Enable bit | | | | | | |
| | 1 = Interrupt request enabled | | | | | | |
| | 0 = Interrupt | request not ena | bled | | | | |
| bit 0 | SPF2IE: SPI | 2 Fault Interrup | t Enable bit | | | | |
| | 1 = Interrupt | request enable | d | | | | |
| | 0 = Interrupt | request not ena | bled | | | | |

14.0 OUTPUT COMPARE WITH DEDICATED TIMER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 35. "Output Compare with Dedicated Timer" (DS39723)

Devices in the PIC24FJ256GA110 family all feature 9 independent enhanced output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.

Key features of the enhanced output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the enhanced output compare module operates in a free-running mode. The internal, 16-bit counter, OCxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs. In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-Bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (OCy) provides the Most Significant 16 bits. Wraparounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bits (OCxCON2<8>) for both modules.

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL 2 REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 |
|--------|--------|----------|-------|-----|-----|-----|-------|
| FLTMD | FLTOUT | FLTTRIEN | OCINV | — | — | — | OC32 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0, HS | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
|--------|-----------|--------|----------|----------|----------|----------|----------|
| OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 |
| bit 7 | | | | | | | bit 0 |

| R = Readable bit W = Writable bit U = Unimp | plemented bit, read as '0' |
|--|--|
| -n = Value at POR '1' = Bit is set '0' = Bit is | cleared x = Bit is unknown |
| | |
| bit 15 FLTMD: Fault Mode Select bit | |
| 1 = Fault mode is maintained until the Fault source is | removed and the corresponding OCFLT0 bit is |
| cleared in software | removed and a new DWM pariad starts |
| bit 14 ELTOLIT: Equit Out bit | removed and a new Fivily period starts |
| UIL 14 FLIVUI. FAULL VILL VILL VILL III. | |
| 1 - PWM output is driven high on a Fault 0 = PWM output is driven low on a Fault | |
| bit 13 FLTTRIEN: Fault Output State Select bit | |
| 1 = Pin is forced to an output on a Fault condition | |
| 0 = Pin I/O condition is unaffected by a Fault | |
| bit 12 OCINV: OCMP Invert bit | |
| 1 = OCx output is inverted | |
| 0 = OCx output is not inverted | |
| bit 11-9 Unimplemented: Read as '0' | |
| bit 8 OC32: Cascade Two OC Modules Enable bit (32-bit op | peration) |
| 1 = Cascade module operation enabled | |
| 0 = Cascade module operation disabled | |
| DIT / OCTRIG: OCx Trigger/Sync Select bit | 11 |
| \perp = Trigger UCX from source designated by SYNCSE 0 = Synchronize OCX with source designated by SYNC | CSELx bits |
| bit 6 TRIGSTAT: Timer Trigger Status bit | |
| 1 = Timer source has been triggered and is running | |
| 0 = Timer source has not been triggered and is being | held clear |
| bit 5 OCTRIS: OCx Output Pin Direction Select bit | |
| 1 = OCx pin is tristated | |
| 0 = Output Compare Peripheral x connected to the OC | Cx pin |
| Note 1: Never use an OC module as its own triager source, either | by selecting this mode or another equivalent |
| SYNCSEL setting. | |

2: Use these inputs as trigger sources only and never as sync sources.

To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the \overline{SSx} pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

| | Ecy - 16 MH7 | | | Secondary Prescaler Settings | | | | | | | |
|----------------------------|--------------|---------|------|------------------------------|------|------|--|--|--|--|--|
| | 1:1 | 2:1 | 4:1 | 6:1 | 8:1 | | | | | | |
| Primary Prescaler Settings | 1:1 | Invalid | 8000 | 4000 | 2667 | 2000 | | | | | |
| | 4:1 | 4000 | 2000 | 1000 | 667 | 500 | | | | | |
| | 16:1 | 1000 | 500 | 250 | 167 | 125 | | | | | |
| | 64:1 | 250 | 125 | 63 | 42 | 31 | | | | | |
| Fcy = 5 MHz | | | | | | | | | | | |
| Primary Prescaler Settings | 1:1 | 5000 | 2500 | 1250 | 833 | 625 | | | | | |
| | 4:1 | 1250 | 625 | 313 | 208 | 156 | | | | | |
| | 16:1 | 313 | 156 | 78 | 52 | 39 | | | | | |
| | 64:1 | 78 | 39 | 20 | 13 | 10 | | | | | |

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

16.0 INTER-INTEGRATED CIRCUIT (I²C[™])

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 24. "Inter-Integrated Circuit (I²CTM)" (DS39702).

The Inter-Integrated Circuit (I²C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:

- · Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 16-1.

16.1 Peripheral Remapping Options

The I^2C modules are tied to fixed pin assignments and cannot be reassigned to alternate pins using Peripheral Pin Select. To allow some flexibility with peripheral multiplexing, the I2C2 module in 100-pin devices can be reassigned to the alternate pins designated as ASCL2 and ASDA2 during device configuration.

Pin assignment is controlled by the I2C2SEL Configuration bit; programming this bit (= 0) multiplexes the module to the ASCL2 and ASDA2 pins.

16.2 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 4 | RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' |
|---------|---|
| bit 3 | BRGH: High Baud Rate Enable bit |
| | 1 = High-Speed mode (baud clock generated from FcY/4)0 = Standard mode (baud clock generated from FcY/16) |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits |
| | 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity |
| bit 0 | STSEL: Stop Bit Selection bit |
| | 1 = Two Stop bits0 = One Stop bit |

- **Note 1:** If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The Real-Time Clock and Calendar (RTCC) provides on-chip, hardware-based clock and calendar functionality with little or no CPU overhead. It is intended for applications where accurate time must be maintained for extended periods with minimal CPU activity and with limited power resources, such as battery-powered applications. Key features include:

- Time data in hours, minutes and seconds, with a granularity of one-half second
- 24-hour format (military time) display option
- · Calendar data as date, month and year
- Automatic, hardware-based day of week and leap year calculations for dates from 2000 through 2099
- Time and calendar data in BCD format for compact firmware
- Highly configurable alarm function
- External output pin with selectable alarm signal or seconds "tick" signal output
- · User calibration feature with auto-adjust

A simplified block diagram of the module is shown in Figure 19-1.The SOSC and RTCC will both remain running while the device is held in Reset with MCLR and will continue running after MCLR is released.



FIGURE 19-1: RTCC BLOCK DIAGRAM

19.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

19.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).

By writing to the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

| RTCPTR | RTCC Value Register Window | | | | |
|--------|----------------------------|-------------|--|--|--|
| <1:0> | RTCVAL<15:8> | RTCVAL<7:0> | | | |
| 00 | MINUTES | SECONDS | | | |
| 01 | WEEKDAY | HOURS | | | |
| 10 | MONTH | DAY | | | |
| 11 | _ | YEAR | | | |

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing to the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 19-2: ALRMVAL REGISTER MAPPING

| ALRMPTR | Alarm Value Register Window | | | | |
|---------|-----------------------------|--------------|--|--|--|
| <1:0> | ALRMVAL<15:8> | ALRMVAL<7:0> | | | |
| 00 | ALRMMIN | ALRMSEC | | | |
| 01 | ALRMWD | ALRMHR | | | |
| 10 | ALRMMNTH | ALRMDAY | | | |
| 11 | _ | _ | | | |

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

| Note: | This only applies to read operations and |
|-------|--|
| | not write operations. |

19.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 19-1. For applications written in C, the unlock sequence should be implemented using in-line assembly.

EXAMPLE 19-1: SETTING THE RTCWREN BIT

asm volatile("disi #5"); builtin write RTCWEN();

19.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 19-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|--------|--------|--------|--------|--------|--------|--------|
| — | — | — | — | — | — | — | — |
| bit 15 bit 8 | | | | | | | |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | • | • | • | | | bit 0 |
| | | | | | | | |
| Leaend: | | | | | | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | 1 as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |

| bit 15-8 | Unimplemented: Read as '0 |
|----------|---------------------------|
|----------|---------------------------|

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|---------|---------|---------|---------|---------|
| — | — | — | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-------|-----|---------|---------|---------|---------|---------|---------|
| | | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0' |
|-----------|--|
| bit 12 | MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit |
| | Contains a value of 0 or 1. |
| bit 11-8 | MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits |
| | Contains a value from 0 to 9. |
| bit 7-6 | Unimplemented: Read as '0' |
| bit 5-4 | DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits |
| | Contains a value from 0 to 3. |
| bit 3-0 | DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits |
| | Contains a value from 0 to 9. |

Note 1: A write to this register is only allowed when RTCWREN = 1.

24.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724).

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- · Four edge input trigger sources
- Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- · Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module and controls edge source selection, edge source polarity selection, and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

24.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time, between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship

$$\mathbf{I} = \mathbf{C} \bullet \frac{\mathrm{d}\mathbf{V}}{\mathrm{d}\mathbf{T}}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 24-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the *"PIC24F Family Reference Manual"*.

FIGURE 24-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GA110 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GA110 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +100°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | -0.3V to +4.0V |
| Voltage on any combined analog and digital pin and MCLR, with respect to Vss | 0.3V to (VDD + 0.3V) |
| Voltage on any digital only pin with respect to Vss | -0.3V to +6.0V |
| Voltage on VDDCORE with respect to Vss | 0.3V to +3.0V |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin (Note 1) | 250 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 1) | 200 mA |
| Note 1: Maximum allowable current is a function of device maximum power dissipation (s | ee Table 28-1). |

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



TABLE 28-13: EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{ll} \mbox{Standard Operating Conditions: 2.50 to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | |
|--------------------|---------------|---|--|----------------|---------------------|--------------------------|--------------------------------------|
| Param No. | Sym | Sym Characteristic Min Typ ⁽¹⁾ Max Units | | | | | |
| OS10 | Fosc | External CLKI Frequency (external clocks allowed only in EC mode) | DC 4 | | 32 8 | MHz MHz | EC ECPLL |
| | | Oscillator Frequency | 3 4 10 31 | | 10 8 32 33 | MHz MHz MHz kHz | XT XTPLL HS SOSC |
| OS20 | Tosc | Tosc = 1/Fosc | — | | | — | See Parameter OS10 for Fosc value |
| OS25 | Тсү | Instruction Cycle Time ⁽²⁾ | 62.5 | | DC | ns | |
| OS30 | TosL, TosH | External Clock in (OSCI) High or Low Time | 0.45 x Tosc | — | — | ns | EC |
| OS31 | TosR, TosF | External Clock in (OSCI) Rise or Fall Time | — | — | 20 | ns | EC |
| OS40 | TckR | CLKO Rise Time ⁽³⁾ | | 6 | 10 | ns | |
| OS41 | TckF | CLKO Fall Time ⁽³⁾ | | 6 | 10 | ns | |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).





TABLE 28-17: CLKO AND I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | (unless otherwise stated) for Industrial C for Extended | |
|--------------------|------|---------------------------------------|--|--------------------|-----|---|------------|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Мах | Units | Conditions |
| DO31 | TIOR | Port Output Rise Time | — | 10 | 25 | ns | |
| DO32 | TIOF | Port Output Fall Time | — | 10 | 25 | ns | |
| DI35 | Tinp | INTx pin High or Low Time (output) | 20 | _ | — | ns | |
| DI40 | Trbp | CNx High or Low Time (input) | 2 | _ | — | Тсү | |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 28-18: RESET SPECIFICATIONS

| AC CHARACTERISTICS | | $\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | | |
|--------------------|---------------------------|--|--------------------|-----|-------|--------------------|--|--|
| Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions | | |
| TPOR | Power-up Time | — | 2 | _ | μS | | | |
| TRST | Internal State Reset Time | — | 50 | | μS | | | |
| TPWRT | | — | 64 | _ | ms | ENVREG tied to Vss | | |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

FIGURE 28-8: BAUD RATE GENERATOR OUTPUT TIMING



FIGURE 28-9: START BIT EDGE DETECTION



TABLE 28-22: AC SPECIFICATIONS

| Symbol | Characteristics | Min | Тур | Max | Units |
|----------|--|------------|----------------------|--------------|-------|
| TLW | BCLKx High Time | 20 | Tcy/2 | | ns |
| THW | BCLKx Low Time | 20 | (TCY * BRGx) + TCY/2 | _ | ns |
| TBLD | BCLKx Falling Edge Delay from UxTX | -50 | — | 50 | ns |
| Твно | BCLKx Rising Edge Delay from UxTX | Tcy/2 – 50 | — | Tcy/2 + 50 | ns |
| Twak | Min. Low on UxRX Line to Cause Wake-up | — | 1 | _ | μs |
| Тстѕ | Min. Low on UxCTS Line to Start Transmission | Тсү | — | — | ns |
| TSETUP | Start bit Falling Edge to System Clock Rising Edge Setup Time | 3 | — | — | ns |
| TSTDELAY | Maximum Delay in the Detection of the Start bit Falling Edge | — | — | TCY + TSETUP | ns |



FIGURE 28-14: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 1)

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|--------------------|-----------------------|--|--|--------------------|-----|-------|------------|--|
| Param No. | Symbol | Characteristic | Min | Тур ⁽¹⁾ | Max | Units | Conditions | |
| SP70 | TscL | SCKx Input Low Time | 30 | _ | _ | ns | | |
| SP71 | TscH | SCKx Input High Time | 30 | _ | _ | ns | | |
| SP72 | TscF | SCKx Input Fall Time ⁽²⁾ | — | 10 | 25 | ns | | |
| SP73 | TscR | SCKx Input Rise Time ⁽²⁾ | — | 10 | 25 | ns | | |
| SP30 | TdoF | SDOx Data Output Fall Time ⁽²⁾ | — | 10 | 25 | ns | | |
| SP31 | TdoR | SDOx Data Output Rise Time ⁽²⁾ | — | 10 | 25 | ns | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | — | 30 | ns | | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 20 | _ | _ | ns | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 20 | _ | _ | ns | | |
| SP50 | TssL2scH, TssL2scL | $\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | 120 | _ | _ | ns | | |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance ⁽³⁾ | 10 | — | 50 | ns | | |
| SP52 | TscH2ssH TscL2ssH | SSx ↑ after SCKx Edge | 1.5 TCY + 40 | _ | | ns | | |
| SP60 | TssL2doV | SDOx Data Output Valid after SSx Edge | — | _ | 50 | ns | | |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

3: Assumes 50 pF load on all SPIx pins.