



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ZNEO
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	76
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z16f2811al20sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feb 2007	06	Independent and Complemen- tary PWM Outputs	Corrected PWM Registers. Updated Edge- Aligned PWM Output figure.	<u>117</u>
		Electrical Characteristics	Replaced 105°C with 125°C in Tables 185 through 192. Added Figures 73 through 75.	<u>337</u>
		I2C Master/Slave Controller	Changes to Software Control of I2C Transac- tions section.	<u>209</u>
		Packaging	Updated Part Number Suffix Designations section.	<u>359</u>
		Enhanced Serial Peripheral Interface	Throughput section modified.	<u>181</u>
Jul 2006	05	External Interface, General- Purpose Input/Output, DMA Controller, Option Bits, On-Chip Debugger and Electrical Char- acteristics	Modifications done in the following chapters: External Interface, GPIO, DMA Controller, Option bits, on-chip debugger and Electrical characteristics.	<u>37, 66,</u> <u>267,</u> <u>292,</u> <u>298,</u> <u>337</u>
		Ordering Information	Ordering Information modified.	<u>356</u>
Jan 2006	04	All	Changed zneo to ZNEO in the entire document.	All
		All	Added TM symbol to ZNEO.	All
		Signal and Pin Descriptions, Interrupt Controller and Analog Functions	Modifications done to following chapters: Pin description, Interrupt controller and Analog functions.	<u>7, 80,</u> <u>242</u>
		Ordering Information	Ordering Information modified.	<u>356</u>

# External Interface Timing

# External Interface Write Timing, Normal Mode

 $\label{eq:heat} Hk\,i\,wtg"33"cpf"Vcdng"36"rtqxkfg"vk\,okpi"kphqtocvkqp"hqt"vjg"gzvgtpcn"kpvgthceg"rgthqtokpi"c" ytkvg"qrgtcvkqp0"Kp"Hk\,i\,wtg"33."kv"ku"cuuw ogf"vjcv"vjg" yckv"uvcvg" igpgtcvqt"ku"eqphkiwtgf"vq" rtqxkfg"3" yckv"uvcvg"fwtkpi" ytkvg"qrgtcvkqpu0"V jg"gzvgtpcn" YCKV"kprwv"rkp"ku" igpgtcvkpi"cp" cffkvkqpcn" Yckv"rgtkqf0"Kv"ku"cuuw ogf"kp"Hk i wtg"33"vjcv"vjg"ejkr"ugngev"* EU+"ukipcn" jcu"dggp" eqphk i wtgf"hqt"cevkxg"Nqy"qrgtcvkqp0"V jqw i j"vjg"kpvgtpcn"u {uvgo"enqem"ku"pqv"rtqxkfgf"cu" cp"gzvgtpcn"ukipcn."kv"rtqxkfgu"c"wughwn"tghgtgpeg"hqt"eqpvtqn"ukipcn"gxgpvu0"$ 

Note:  $Cv"vjg"eq o rngvkqp"qh"c" Y tkvg"e {eng."vjg"fgcuugtvkqp"qh"vjg" <math>\overline{YT}$ "ukipcn"ku"hgf"dcem"htqo"vjg" rkp"cpf"wugf"qp"ejkr"vq"eqpvtqn"vjg"fgcuugtvkqp"qh"vjg"fcvc." $\overline{EU}$ ."cfftguu"cpf"d {vg"gpcdng" ukipcnu"vq"cuuwtg"rtqrgt"vkokpi"qh"vjg"fcvc"jqnf0

		Dela	ay (ns)
Parameter	Abbreviation	Minimum	Maximum
T <sub>1</sub>	SYS CLK Rise to Address Valid Delay		10
T <sub>2</sub>	WR Rise to Address Output Hold Time	3	
T <sub>3</sub>	SYS CLK Rise to Data Valid Delay		10
T <sub>4</sub>	WR Rise to Data Output Hold Time	3	
T <sub>5</sub>	SYS CLK Rise to CS Assertion Delay		10
T <sub>6</sub>	WR Rise to CS Deassertion Hold Time	3	
T <sub>7</sub>	SYS CLK Rise to WR Assertion Delay		1/2T <sub>CLK</sub> +10
T <sub>8</sub>	SYS CLK Rise to WR Deassertion Hold Time	3	
Т9	WAIT Input Pin Assertion to X <sub>IN</sub> Rise Setup Time	1	
T <sub>10</sub>	WAIT Input Pin Deassertion to XIN Rise Setup Time	1	
T <sub>11</sub>	SYS CLK Rise to DMAACK Assertion Delay		10
T <sub>12</sub>	SYS CLK Rise to DMAACK Deassertion Hold Time	3	
T <sub>13</sub>	SYS CLK Rise to BHEN or BLEN Assertion Delay		10
T <sub>14</sub>	WR Rise to BHEN or BLEN Deassertion Hold Time	3	

## Table 14. External Interface Timing for a Write Operation, Normal Mode

#### ZNEO<sup>®</sup> Z16F Series MCUs Product Specification

# **Reset and Stop Mode Recovery**

 $Vjg"tgugv"eqpvtqmgt"ykvjkp"vjg" \ PGQ^{\textcircled{B}''} \ 38H"Ugtkgu"eqpvtqnu"TGUGV"cpf"Uvqr"Oqfg" \ Tgeqxgt \ qrgtcvkqp0"Kp"c"v \ rkecn"qrgtcvkqp."vjg"hqmqykpi"gxgpvu"ecwugu"c"Tgugv"vq"qeewt < \ Vjg"hqmqykpi \ Vjg \ Vjg"hqmqykpi \ Vjg \$ 

Rqygt/Qp''Tgugv

Xqnvcig"Dtqyp/Qwv

 $Gzvgtpcn"\overline{TGUGV}"rkp"cuugtvkqp$ 

 $QEF"kpkvkcvgf"Tgugv"*QEFEVN]2\_"ugv"vq"3+$ 

Hcwnv"fgvgev"nqike

Y F V"vk o g/qwv

# **Reset Types**

 $Vjg" \ PGQ" \ 38H"Ugtkgu"rtqxkfgu"vyq"fkhhgtgpv"v{rgu"qh"Tgugy"qrgtcvkqp"*U{uvgo"Tgugy"cpf" Uvqr"Oqfg"Tgeqxgt{+0"Vjg"v{rg"qh"Tgugy"ku"c"hwpevkqp"qh"dqvj"vjg"ewttgpv"qrgtcvkpi"oqfg" qh"vjg" \ PGQ" \ 38H"Ugtkgu"fgxkeg"cpf"vjg"uqwteg"qh"vjg"Tgugv0"Vcdng"3: "nkuvu"vjg"v{rgu"qh" Tgugv"cpf" Tgugv0"Vcdng"3: "nkuvu"vjg"v{rgu"qh" Tgugv"cpf" vjgkt"qrgtcvkpi"ejctcevgtkuvkeu0$ 

Table 18. Reset and Stop Mode Recovery Charac	teristics and Latency
---	-----------------------

	Reset Characteristics and Latency					
Reset Type	Peripheral Control Registers	ZNEO CPU	Reset Latency (Delay)			
System Reset	Reset (as applicable)	Reset	A minimum of 66 internal precision oscillator cycles.			
Stop Mode Recovery	Unaffected, except RST- SRC and OSCCTL regis- ters	Reset	A minimum of 66 internal precision oscillator cycles.			

 $\frac{vg o "enqem"e \{ engu."vj g" fgxkeg" rtq i tguugu"vj tqw i j"vj g"U \{ uvg o "Tgugv"ugswgpeg0" Y jkng"vj g" TGUGV"kp rwv" rkp"ku"cuugtvg f"Nqy."vj g" \ PGQ" \ 38H"Ugtkgu" fgxkeg"eqpvkpwgu"vq"dg" jgn f"kp" vj g" Tgugv"uvcvg0"Kh"vj g" TGUGV" rkp"ku" jgn f"Nqy "dg {qp f"vj g"U {uvg o "Tgugv"vk o g/qwv."vj g" fgxkeg"gzkvu"vj g" Tgugv"uvcvg"38"u {uvg o "enqem"e {engu"hqmq y kp i "TGUGV" rkp" fgcuugtvkqp0"Kh" vj g" TGUGV" rkp"ku" tgngcug f"dghqtg"vj g"U {uvg o "Tgugv"vk o g/qwv."vj g" TGUGV" rkp"ku" ftkxgp" Nqy "d {"vj g" ej kr"wpvkn"vj g" eq o rngvkqp"qh"vj g"vk o g/qwv"cu" fguetkdg f"kp"vj g" pgzv"ugevkqp0"Kp" Uvqr" Oqfg."vj g" fk i kvcn"hknvgt"ku"d { rcuug f"cu"vj g"u {uvg o "enqem"ku" ftkucdng f0$ 

 $\label{eq:homoson} Hqnnq\,y\,kp\,i\,"c"U\{uvg\,o\,"Tgugv"kpkvkcvg\,f"d\,\{"v\,j\,g"gzvgtpcn"\overline{TGUGV}"\,r\,kp."v\,j\,g"GZV"uvcvwu"dkv"kp"v\,j\,g"Tgugv"Uvcvwu"cpf"Eqpvtqn"Tg\,i\,kuvgt"ku"ugv"vq"30$ 

## **External Reset Indicator**

Fwtkp i "U{uvg o "Tgugv."vjg"TGUGV" rkp"hwpevkqpu"cu"cp"qrgp" ftckp"\*cevkxg"Nq y +"TGUGV" Oqfg"kpfkecvqt"kp"cffkvkqp"vq"vjg"kprwv"hwpevkqpcnkv{0"Vjku"Tgugv"qwvrwv"hgcvwtg"cnnq y u"c" \PGQ" \38H"Ugtkgu" fgxkeg"vq"Tgugv"qvjgt"eq o rqpgpvu"vq" y jkej "kv"ku"eqppgevgf."gxgp"kh"vjg" Tgugv"ku"ecwugf"d{"kpvgtpcn"uqwtegu"uwej"cu"RQT."XDQ"qt" Y FV"gxgpvu"cpf"cu"cp"kpfkec/ vkqp"qh" y jgp"vjg"tgugv"ugswgpeg"eq o rngvgu0

Chvgt"cp"kpvgtpcn"tgugv"gxgpv"qeewtu."vjg"kpvgtpcn"ektewkvt{"dgikpu"ftkxkpi"vjg"TGUGV"rkp" Nqy0"Vjg"TGUGV"rkp"ku"jgnf"Nqy"d{"vjg"kpvgtpcn"ektewkvt{"wpvkn"vjg"crrtqrtkcvg"fgnc{" nkuvgf"kp"Vcdng"3:"qp"rcig"78"jcu"gncrugf0

#### **User Reset**

 $C"U{uvg o "Tgugv"ku"kpkvkcvg f"d{"ugvvkp i "TUVUET]2_0"Kh"vjg" Y tkvg" y cu"ecwug f"d{"vjg"QEF." vjg"QEF"ku"pqv"Tgugv0"$ 

#### Fault Detect Logic Reset

Hcwnv" fgvgev"ektewkvt {"gzkuvu"vq" fgvgev illegal"uvcvg"ejcpigu" yjkej"ku"ecwugf"d {"vtcpukgpv" rqygt"qt"gngevtquvcvke" fkuejctig"gxgpvu0" Yjgp"uwej"c"hcwnv"ku" fgvgevgf."c"u {uvgo"tgugv"ku" hqtegf0"Hqnnqykpi"vjg"u {uvgo"tgugv."vjg"HNVF"dkv"kp"vjg"Tgugv"Uvcvwu"cpf"Eqpvtqn"Tgikuvgt" ku"ugv0

## Stop Mode Recovery

 $\label{eq:uvqr} Uvqr"Oqfg"ku"gpvgtgf"d{"gzgewvkqp"qh"c"Uvqr"kpuvtwevkqp"d{"vjg" \ PGQ"ERW0"Hqt"fgvckngf" kphqt o cvkqp"cdqwv"Uvqr"Oqfg."ugg"vjg"<u>Nqv/Rqygt"Oqfgu</u>"ejcrvgt"qp"rcig"860"Fwtkpi"Uvqr" Oqfg"Tgeqxgt{."vjg"fgxkeg"ku"jgnf"kp"Tgugv"hqt"88"e{engu"qh"vjg"kpvgtpcn"rtgekukqp"queknnc/vqt0"$ 

 $\label{eq:uvgr} Uvqr"Oqfg"Tgeqxgt{"qpn{"chhgevu"vjg"eqpvgpvu"qh"vjg"vjg"Tgugv"Uvcvwu"cpf"Eqpvtqn"Tgikuvgt" *ugg"rcig"84+ cpf"vjg"Queknncvqt"Eqpvtqn"Tgikuvgt"*ugg"rcig"555+0"Uvqr"Oqfg"Tgeqxgt{"fqgu"pqv"chhgev"cp{"qvjgt"xcnwgu"kp"vjg"tgikuvgt"hkng."kpenwfkpi"vjg"uvcem"rqkpvgt."tgikuvgt" rqkpvgt."hnciu."rgtkrjgtcn"eqpvtqn"tgikuvgt"cpf"igpgtcn/rwtrqug"TCO0"$ 

Table 20. Stop Mode Recovery Sources and Resulting Action

Operating	Stop Mode Recovery Source	Action
MOUE	Stop Mode Recovery Source	ACION
Stop Mode	WDT time-out when configured for Reset	Stop Mode Recovery
	WDT time-out when configured for System Exception	Stop Mode Recovery followed by WDT Sys- tem Exception
	Data transition on any GPIO Port pin enabled as a Stop Mode Recovery source	Stop Mode Recovery

## Stop Mode Recovery Using WDT Time-Out

Kh"vjg" Y FV"vk o gu"qwv" fwtkp i "Uvqr" Oqfg."vjg" fgxkeg"wpfgt i qgu"c"Uvqr" Oqfg" Tgeqxgt {" ug swgpeg0"Kp"vjg" Tgugv"Uvcvwu"cpf" Eqpvtqn" Tg i kuvgt."vjg" Y FV"cpf"Uvqr" dkvu"ctg"ugv"vq" 30"Kh" vjg" Y FV"ku"eqphk i wtgf"vq" i gpgtcvg"c"U {uvg o "Gzegrvkqp" qp"vk og/qwv."vjg" \ PGQ" ERW" ugt/ xkegu"vjg" Y FV"U {uvg o "Gzegrvkqp" hqnnq y kp i "vjg" pqt o cn"Uvqr" Oqfg" Tgeqxgt {"ugswgpeg0"

## Stop Mode Recovery Using a GPIO Port Pin Transition

Gcej"qh"vjg" I RKQ"rqtv"rkpu"ku"eqphkiwtgf"cu"c"Uvqr"Oqfg"Tgeqxgt{"kprwv"uqwteg0"Kh"cp{" I RKQ"rkp"gpcdngf"cu"c"Uvqr"Oqfg"Tgeqxgt{"uqwteg."c"ejcpig"kp"vjg"kprwv"rkp"xcnwg"\*htqo" J kij"vq"Nqy"qt"htqo"Nqy"vq"J kij+"kpkvkcvgu"Uvqr"Oqfg"Tgeqxgt{0"Vjg" I RKQ"Uvqr"Oqfg" Tgeqxgt{"ukipcnu"ctg"hknvgtgf"vq"tglgev"rwnugu"nguu"vjcp"32"pu"\*v{rkecn+"kp"fwtcvkqp0"Kp"vjg" Tgugv"Uvcvwu"cpf"Eqpvtqn"Tgikuvgt."vjg"Uvqr"dkv"ku"ugv"vq"30

 $\label{eq:constraint} Ujqtv"rwnugu"qp"vjg"rqtv"rkp"kpkvkcvgu"Uvqr"Oqfg"Tgeqxgt{"ykvjqwv"kpkvkcvkpi"cp"kpvgttwrv" *kh"gpcdngf"hqt"vjcv"rkp+0$ 



Figure 18. GPIO Port Pin Block Diagram

# **GPIO** Alternate Functions

Ocp{" I RKQ" rqtv" rkpu"ctg"wugf"hqt" I RKQ"cpf"vq" rtqxkfg"ceeguu"vq"vjg"qp/ejkr" rgtkrjgtcn" hwpevkqpu"uwej"cu"vk o gtu. "ugtkcn"eq o o wpkecvkqp" fgxkegu"cpf"gzvgtpcn" fcvc"cpf"cfftguu"dwu0" Vjg"Rqtv"C ó M"cnvgtpcvg"hwpevkqp"tgikuvgtu"eqphkiwtg"vjgug"rkpu"hqt"gkvjgt" I RKQ"qt"cnvgtpcvg" hwpevkqp"qrgtcvkqp0" Y jgp"c"rkp"ku"eqphkiwtgf"hqt"cnvgtpcvg"hwpevkqp. "eqpvtqn"qh"vjg" rqtv"rkp" fktgevkqp"\*KlQ+"ku"rcuugf"htq o "vjg"Rqtv"C ó M" fcvc" fktgevkqp"tgikuvgtu"vq"vjg"cnvgtpcvg"hwpe/ vkqp"cuukipgf"vq"vjku"rkp0"Vcdng"46"qp"rcig"8: "nkuvu"vjg"cnvgtpcvg"hwpevkqpu"cuuqekcvgf" y kvj" gcej" rqtv"rkp0"

$$\label{eq:hyperbolic} \begin{split} Hqt"fgvckngf"kphqt o cvkqp"cdqwv"gpcdnkpi"vjg"gzvgtpcn"kpvgthceg"fcvc"ukipcnu."ugg"vjg"<u>Gzvgt/pcn"Kpvgthceg</u>"ejcrvgt"qp"rcig"590" Y jgp"vjg"gzvgtpcn"kpvgthceg"fcvc"ukipcnu"ctg"gpcdngf"hqt" cp":/dkv"rqtv."vjg"qvjgt" I RKQ"hwpevkqpcnkv{"kpenwfkpi"cnvgtpcvg"hwpevkqpu"ecppqv"dg"wugf0 \end{split}$$

Bit	Description (Continued)
[5] DIV0	Divide by Zero If this bit is 1, a divide operation was executed where the denominator was zero. Writing 1 to this bit clear it to 0.
[4] DIVOVF	Divide Over Flow If this bit is 1, a divide overflow occurred. A divide overflow happens when the result is greater than FFFFFFFh. Writing 1 to this bit clears it to 0.
[3] ILL	Illegal Instruction If this bit is 1, an illegal instruction occurred. Writing 1 to this bit clears it to 0.
[2:0]	Reserved These bits are reserved and must be programmed to 000.

#### Table 42. System Excepti on Register Low (SYSEXCPL)

7	6	5	4	3	2	1	0
		Reserved			WDTOSC	PRIOSC	WDT
0	0	0	0	0	0	0	0
R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C
			FF_E	021h			
Descripti	Description						
Description	Description						
Reserve	Reserved						
These bi	These bits are reserved and must be programmed to 00000.						
WDT Os	WDT Oscillator Fail						
If this bit	If this bit is 1, a WDT oscillator fail exception occurred. Writing 1 to this bit clears it to 0.						
Primary	Primary Oscillator Fail						
If this bit	If this bit is 1, a primary oscillator fail exception occurred. Writing 1 to this bit clears it to 0.						
Watchdo	g Timer Inte	errupt					
If this bit	If this bit is 1, a WDT exception occurred. Writing 1 to this bit clears it to 0.						
	7 0 R/W1C Descripti Reserve These bi WDT Os If this bit Primary If this bit Watchdo If this bit	7600R/W1CR/W1CDescriptionReservedThese bits are reservedThese bits are reservedWDT Oscillator FailIf this bit is 1, a WDTPrimary Oscillator FailIf this bit is 1, a primationWatchdog Timer IntegrationIf this bit is 1, a WDT	765Reserved0000R/W1CR/W1CR/W1CR/W1CDescriptionReservedThese bits are reserved and mustWDT Oscillator FailIf this bit is 1, a WDT oscillator failIf this bit is 1, a primary oscillatorWatchdog Timer InterruptIf this bit is 1, a WDT exception of	76540000R/W1CR/W1CR/W1CR/W1CR/W1CR/W1CR/W1CFF_EDescriptionFF_EReservedThese bits are reserved and must be programWDT Oscillator FailIf this bit is 1, a WDT oscillator fail exceptionPrimary Oscillator FailIf this bit is 1, a primary oscillator fail exceptionWatchdog Timer InterruptIf this bit is 1, a WDT exception occurred. Wr	76543Reserved00000R/W1CR/W1CR/W1CR/W1CR/W1CFF_E021hFF_E021hPescriptionReservedThese bits are reserved and must be programmed to 00WDT Oscillator FailIf this bit is 1, a WDT oscillator fail exception occurred. VPrimary Oscillator FailIf this bit is 1, a primary oscillator fail exception occurred. VWatchdog Timer InterruptIf this bit is 1, a WDT exception occurred. Writing 1 to this	7         6         5         4         3         2           Reserved         Reserved         WDTOSC           0         0         0         0         0           R/W1C         R/W1C         R/W1C         R/W1C         R/W1C           Bescription         FF_E021h         FF_E021h         FF_e021h           Bescription         Freserved         Freserved         Freserved           These bits are reserved and must be programmed to 00000.         WDT Oscillator Fail         If this bit is 1, a WDT oscillator fail exception occurred. Writing 1 to the the the primary Oscillator Fail           If this bit is 1, a primary oscillator fail exception occurred. Writing 1 to the	7         6         5         4         3         2         1           Reserved         Reserved         WDTOSC         PRIOSC           0         0         0         0         0         0         0           R/W1C         R/W1C

## Last IRQ Register

Y jgp"cp"kpvgttwrv"qeewtu."vjg"7vj"dkv"xcnwg"qh"vjg"kpvgttwrv"xgevqt"ku"uvqtgf"kp"vjg"Ncuv"KTS" Tgikuvgt."ujqyp"kp"Vcdng"650"Vjku"tgikuvgt"cnnqyu"vjg"uqhvyctg"vq"fgvgtokpg"yjkej"kpvgt/ twrv"uqwteg" y cu"ncuv"ugtxkegf0"Kv"ku"wugf"d{"TVQU" yjkej"jcxg"c"ukping"kpvgttwrv"gpvt{"rqkpv0" Vq"korngogpv"vjku"vjg"uqhvyctg" owuv"ugv"cm"kpvgttwrv"xgevqtu"vq"vjg"gpvt{"rqkpv"cfftguu0" Vjg"gpvt{"rqkpv"ugtxkeg"tqwvkpg"vjgp"tgcfu"vjku"tgikuvgt"vq"fgvgtokpg" yjkej"uqwteg"ecwugf" vjg"kpvgttwrv"qt"gzegrvkqp"cpf"tgurqpf"ceeqtfkpin{0  $Vjg"eq o \ rctg"vk \ o \ g"ku"ecnewncvg \ f"d \ "vjg"hqnnq \ ykp \ i \ "gs \ wcvkqp"*Uvctv"Xcnwg" \ ?"3 \ \leftrightarrow \ (vjg"hqnnq \ ykp \ i \ "gs \ wcvkqp"*Uvctv"Xcnwg" \ ?"3 \ \leftrightarrow \ (vjg"hqnnq \ ykp \ i \ "gs \ wcvkqp"*Uvctv"Xcnwg" \ ?"3 \ \leftrightarrow \ (vjg \ wcvkqp) \ (vjg \ w$ 

 $Eqorctg"Oqfg"Vkog"*u+? = \underbrace{Eqorctg"Xcmvg}_{U v g o} \underbrace{GUvcty"Xcmvg"}_{U v g o} \underbrace{GUvcty}_{U v g o} \underbrace{$ 

#### Gated Mode

Kp" I cvgf" Oqfg."vjg"vk ogt"eqwpvu"qpn{" y jgp"vjg"vk ogt"kprwv"ukipcn"ku"kp"kvu"cevkxg"uvcvg"cu" fgvgt o kpgf"d{"vjg"VRQN"dkv"kp"vjg"Vk ogt"Eqpvtqn"3"Tgi kuvgt0" Y jgp"vjg"vk ogt"kprwv"ukipcn" ku"cevkxg."eqwpvkpi "dgi kpu0"C"vk ogt"kpvgttwrv"ku" i gpgtcvgf" y jgp"vjg"vk ogt"kprwv"ukipcn"vtcp/ ukvu"htq o "cevkxg"vq"kpcevkxg"uvcvg"qt"c"vk ogt"tgnqcf"qeewtu0"Vq" fgvgt o kpg"kh"c"vk ogt"kprwv"uki/ pcn" fgcuugtvkqp" i gpgtcvgf"vjg"kpvgttwrv."tgcf"vjg"cuuqekcvgf" I RKQ"kprwv"xcnwg"cpf"eq o rctg" vq"vjg"xcnwg"uvqtgf"kp"vjg"VRQN"dkv0

 $Vjg"vk ogt"eqwpvu"wr"vq"vjg"38/dkv"tgnqcf"xcnwg"uvqtgf"kp"vjg"Vk ogt"Tgnqcf"Jkij"cpf"Nqy" D{vg"tgikuvgtu0"Qp"tgcejkpi"vjg"tgnqcf"xcnwg."vjg"vk ogt" igpgtcvgu"cp"kpvgttwrv."vjg"eqwpv" xcnwg"kp"vjg"Vk ogt"Jkij"cpf"Nqy "D{vg"tgikuvgtu1ku"Tgugv"vq"0001h "cpf"eqwpvkpi"eqpvkpwgu" cu"nqpi"cu"vjg"vk ogt"kprwv"ukipcn"ku"cevkxg0"Kh"vjg"vk ogt"qwvrwv"cnvgtpcvg"hwpevkqp"ku"gpcdngf." vjg"vk ogt"qwvrwv"rkp"ejcpigu"uvcvg"*htqo"Nqy "vq"Jkij"qt"htqo"Jkij"vq"Nqy+"cv"vk ogt" tgnqcf0$ 

- 30 Ytkvg"vq"vjg"vkogt"eqpvtqn"tgikuvgtu"vq<
  - ó Fkucdng"vjg"vkogt
  - ó Eqphkiwtg"vjg"vkogt"hqt" I cvgf"Oqfg
  - ó Ugv"vjg"rtguecng"xcnwg
  - 6 Ugngev"vjg"cevkxg"uvcvg"qh"vjg"vkgt"kprwv"vjtqwij"vjg"VRQN"dkv
- 40 Y tkvg"vq"vjg"Vk o gt" J ki j "cpf"Nq y "D{vg"tgi kuvgtu"vq"ugv"vjg"kpkvkcn"eqwpv"xcnwg0"V j ku" chhgevu"qpn{"vjg"hktuv"rcuu"kp" I cvgf"Oqfg0"Chvgt"vjg"hktuv"vk o gt"Tgugv"kp" I cvgf"Oqfg." eqwpvkp i "cn y c {u"dgi kpu"cv"vjg"tgugv"xcnwg"qh"0001h 0
- 50  $Y tkvg"vq"vjg"Vkogt"Tgnqcf"Jkij"cpf"Nqy"D{vg"tgikuvgtu"vq"ugv"vjg"tgnqcf"xcnwg0"$
- 60 Gpcdng"vjg"vkogt"kpvgttwrv"cpf"ugv"vjg"vkogt"kpvgttwrv"rtkqtkv{"d{"ytkvkpi"vq"vjg"tgngxcpv" kpvgttwrv"tgikuvgtu0"
- 70 Eqphk i wtg"vjg"vk o gt"kpvgttwrv"vq"dg" i gpgtcvgf"qpn { "cv"vjg"kprwv" fgcuugtvkqp" gxgpv."vjg" tgnqcf" gxgpv"qt"dqvj"d { "ugvvkpi" VKEQPHK I "hkgnf"qh"vjg" Vk o gt" Eqpvtqn" 2"Tg i kuvgt0
- $80 \quad Eqphk\,i\,wtg"vjg"cuuqekcvgf"\,I\,RKQ"rqtv"rkp"hqt"vjg"vk\,o\,gt"kprwv"cnvgtpcvg"hwpevkqp0$
- 90 Ytkvg"vq"vjg"Vkogt"Eqpvtqn"3"Tgikuvgt"vq"gpcdng"vjg"vkogt0
- :0 Vjg"vkogt"eqwpvu" yjgp"vjg"vkogt"kprwv"ku"gswcn"vq"vjg"VRQN"dkv0

# PWM Fault Control Register

Vjg"RYO"Hcwnv"Eqpvtqn"\*RYOHEVN+"Tgikuvgt."ujqyp"kp"Vcdng"98."fgvgtokpgu"jqy"vjg"RYO"tgeqxgtu"htqo"c"hcwnv"eqpfkvkqp0"Ugvvkpiu"kp"vjku"tgikuvgt"ugngev"gkvjgt"cp"cwvqocvke"qt"c"uqhvyctg/eqpvtqmgf"RYO"tguvctv0

Bits	7	6	5	4	3	2	1	0
Field	Reserved	DBGRST	CMP1INT	CMP1RST	CMPINT	CMPRST	Fault0INT	Fault0RST
RESET	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr				FF_E	388h			
Bit	Descripti	on						
[7]	Reserve This bit is	d s reserved a	ind must be	programme	d to 0.			
[6] DBGRST	Debug R 0 = Auto stere 1 = Softv sourc	<ul> <li>Debug Restart</li> <li>0 = Automatic recovery. PWM resumes control of outputs when all fault sources have deasstered and a new PWM period begins.</li> <li>1 = Software controlled recovery. PWM resumes control of outputs only after all fault sources have deasserted and all fault flags are cleared and a PWM reload occurs.</li> </ul>						
[5] CMP1INT	Compara 0 = Inter 1 = Inter	Comparator 1 Interrupt 0 = Interrupt on comparator assertion disabled. 1 = Interrupt on comparator assertion enabled.						
[4] CMP1RST	Compara 0 = Auto stere Software 1 = PWN flags	<ul> <li>Comparator 1 Restart</li> <li>0 = Automatic recovery. PWM resumes control of outputs when all fault sources have deasstered.</li> <li>Software Controlled Recovery</li> <li>1 = PWM resumes control of outputs only after all fault sources have deasserted and all fault flags are cleared and a PWM reload occurs.</li> </ul>						have deas- and all fault
[3 CMP0INT	Compara 0 = Inter 1 = Inter	Comparator 0 Interrupt 0 = Interrupt on comparator 0 assertion disabled. 1 = Interrupt on comparator 0 assertion enabled.						
[2] CMP0RST	Comparator 0 Restart 0 = Automatic recovery. PWM resumes control of outputs when all fault sources have deas- stered.					have deas-		
	Software 1 = PWM flags	Controlled resumes co are cleared	Recovery ontrol of outp and a PWM	outs only afte I reload occi	er all fault so urs.	urces have	deasserted	and all fault
Note: This	Note: This register can only be written when PWMEN is cleared.							

#### Table 76. PWM Fault Control Register (PWMFCTL)

Bit	Description (Continued)
[2] BRGCTL	Baud Rate Generator Control This bit causes different LIN-UART behaviors, depending on whether the LIN-UART receiver is enabled (REN = 1 in the LIN-UART Control 0 Register).
	When the LIN-UART receiver is not enabled, this bit determines whether the baud rate genera- tor issues interrupts.
	0 = BRG is disabled. Reads from the Baud Rate High and Low Byte registers return the BRG Reload Value.
	1 = BRG is enabled and counting. The BRG generates a receive interrupt when it counts down to 0. Reads from the Baud Rate High and Low Byte registers return the current BRG count value.
	When the LIN-UART receiver is enabled, this bit allows reads from the baud rate registers to return the BRG count value instead of the Reload Value. 0 = Reads from the Baud Rate High and Low Byte registers return the BRG Reload Value. 1 = Reads from the Baud Rate High and Low Byte registers return the current BRG count value. Unlike the timers, there is no mechanism to latch the High byte when the Low byte is read.
[1] RDAIRQ	Receive Data Interrupt Enable 0 = Received data and receiver errors generates an interrupt request to the interrupt controller. 1 = Received data does not generate an interrupt request to the interrupt controller. Only receiver errors generate an interrupt request.
[0] IREN	Infrared Encoder/Decoder Enable 0 = Infrared encoder/decoder is disabled. LIN-UART operates normally. 1 = Infrared encoder/decoder is enabled. The LIN-UART transmits and receives data through the Infrared encoder/decoder.

163

	20.0MHz Sy	stem Clock			10.0MHz Sys	tem Clock	
Desired Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)	Desired Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)
1250.0	1	1250.0	0.00	1250.0	N/A	N/A	N/A
625.0	2	625.0	0.00	625.0	1	625.0	0.00
250.0	5	250.0	0.00	250.0	3	208.33	-16.67
115.2	11	113.64	-1.19	115.2	5	125.0	8.51
57.6	22	56.82	-1.36	57.6	11	56.8	-1.36
38.4	33	37.88	-1.36	38.4	16	39.1	1.73
19.2	65	19.23	0.16	19.2	33	18.9	0.16
9.60	130	9.62	0.16	9.60	65	9.62	0.16
4.80	260	4.81	0.16	4.80	130	4.81	0.16
2.40	521	2.399	-0.03	2.40	260	2.40	-0.03
1.20	1042	1.199	-0.03	1.20	521	1.20	-0.03
0.60	2083	0.60	0.02	0.60	1042	0.60	-0.03
0.30	4167	0.299	-0.01	0.30	2083	0.30	0.2

#### Table 96. LIN-UART Baud Rates

Bit	Description (Continued)
[2:1] SLA[9:8]	Slave Address Bits 9 and 8 Initialize with the appropriate Slave address value when using 10-bit Slave addressing. These bits are ignored when using 7-bit Slave addressing.
[0] DIAG	<ul> <li>Diagnostic Mode</li> <li>Selects read back value of the Baud Rate Reload and State registers.</li> <li>0 = Reading the Baud Rate registers returns the Baud Rate register values. Reading the State Register returns I<sup>2</sup>C Controller state information.</li> <li>1 = Reading the Baud Rate registers returns the current value of the baud rate counter. Reading the State Register returns additional state information.</li> </ul>

# I<sup>2</sup>C Slave Address Register

 $\label{eq:Vjg} Vjg"k^4E"Uncxg"Cfftguu"Tgikuvgt."ujqyp"kp"Vcdng"344."rtqxkfgu"eqpvtqn"qxgt"vjg"nqygt" qtfgt"cfftguu"dkvu"wugf"kp"9/dkv"cpf"32/dkv"Uncxg"cfftguu"tgeqipkvkqp0$ 

Bits	7	6	5	4	3	2	1	0
Field	SLA[7:0]							
RESET	00h							
R/W	R/W							
Addr	FF ÅE247h							
Bit	Description							

Table 122. I <sup>2</sup> C Slave Address Register (I2CSLVAD	Table 122.	. I <sup>2</sup> C Slave	Address	Register	(I2CSLVAD
--	------------	--------------------------	---------	----------	-----------

Bit	Description		
[7:0]	Slave Address Bits 7–0		
SLA[7:0]	Initialize with the appropriate Slave address value. When using 7 bit Slave addressing,		
	SLA[9:7] are ignored.		

 $\label{eq:source} dkv"90"Hqt"vjg"cwvq/dcwf"ejctcevgt"ODh."vjg"cwvq/dcwf"fgvgevqt" o gcuwtgu"vjg"rgtkqf"htq o" vjg"tkukpi"gfig"cv"vjg"gpf"qh"vjg"uvctv"dkv"vq"vjg"tkukpi"gfig"cv"vjg"dgikppkpi"qh"vjg"uvqr"dkv0" Vjku" o gcuwtgf"xcnwg"ku"cwvq o cvkecnn{"ytkvvgp"vq"vjg"DTI"tgnqcf"tgikuvgt"chvgt"vjg"cwvq/dcwf"ejctcevgt"ku"tgegkxgf0"Qpeg"eqphkiwtgf."vjg"DTI"yknn"igpgtcvg"c"dkv"enqem"dcugf"qp" vjku" o gcuwtgf"ejctcevgt"vk o g0$ 

## Line Control

Y jgp"qrgtcvkpi"cv"jkij"urggfu."kv"ku"crrtqrtkcvg"vq"urggf"wr"vjg"tkug"cpf"hcm"vkogu"qh"vjg" ukping" y ktg"dwu0"V j tgg"eqpvtqn"dkvu"ctg"wugf"vq"eqpvtqn"vjg"dwu"tkug"cpf"hcm"vkogu."vjg" jkij" ftkxg"uvtgpivj"gpcdng"dkv."vjg"ftkxg"jkij"gpcdng"dkv"cpf"vjg"qwvrwv"gpcdng"eqpvtqn"dkv0"

Vjg"jkij"ftkxg"uvtgpivj"gpcdng"dkv"rwvu"vjg"rkp"kpvq"Jkij"Ftkx"gOqfg0"Hqt"kphqtocvkqp" cdqwv"jkij"ftkxg"uvtgpivj."ugg"vjg"<u>Gngevtkecn"Ejctcevgtkuvkeu</u>"ejcrvgt"qp"rcig"5590

Kh"vjg"qwvrwv"gpcdng"eqpvtqn"dkv"ku"ugv."vjg"nkpg"ku"ftkxgp"Jkij"cpf"Nqy"fwtkpi"vtcpu o kuukqp0" Kh"vjg"ftkxg"jkij"eqpvtqn"dkv"ku"ugv."kv"ftkxgu"vjg"nkpg"jkij"hqt"ujqtv"rgtkqfu"yjgp"vtcpu o kv/ vkpi"c"nqike"qpg0"Vjku"tcrkfn{"ejctigu"vjg"kpjgtgpv"ecrcekvcpeg"qh"vjg"ukping" yktg"dwu0

Kh"dqvj"vjg"qwvrwv"gpcdng"cpf"ftkxg"jkij"eqpvtqn"dkvu"ctg"ugv."vjg"nkpg"ku"ftkxgp"jkij"hqt"qpg" enqem"e {eng" y jgp"vtcpu o kvvkpi"c"qpg0"Kh"vjg"qwvrwv"gpcdng"dkv"ku"engct"cpf"vjg"ftkxg"jkij"dkv" ku"ugv."vjg"nkpg"ku"ftkxgp"jkij"wpvkn"vjg"kprwv"ku"fgvgevgf"Jkij"qt"vjg"egpvgt"qh"vjg"dkv"vk og" qeewtu." y jkejgxgt"ku"hktuv0"



Figure 66. Output Driver when Drive High and Open Drain Enabled

#### 9-Bit Mode

Vjg"ugtkcn"kpvgthceg"ku"eqphk i wtgf"vq"vtcpu o kv"cpf"tgegkxg"c"pkpvj"fcvc"dkv0"Vjku"pkpvj"dkv"ku" wugf"vq"vtcpu o kv"qt"tgegkxg"c"uqhv y ctg" i gpgtcvgf"rctkv{"dkv0"Kv"ku"wugf"cu"cp"cfftguul fcvc"dkv" kp"c" o wnvk/pqfg"u{uvgo"uwej"cu"TU/6:70"