



#### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ZNEO
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	60
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z16f3211fi20eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Revision History**

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

Date	Revision Level	Section	Description	Page No.
Nov 2013	12	Signal Descriptions	Corrected active status of RD, WR and $\overline{CS}$ signals.	<u>12</u>
Jul 2013	11	Analog Functions	Updated the Analog Functions Block Dia- gram.	<u>242</u>
Aug 2011	10	Multi-Channel PWM Timer	Per CR#13095, corrected PWMEN descrip- tion in PWM Control 0 Register (PWMCTL0) table; corrected description in PWM Dead- band Register (PWMDB) table and added footnote; added same footnote to PWM Mini- mum Pulse Width Filter (PWMMPF), PWM Fault Mask Register (PWMFM), and PWM Fault Control Register (PWMFCTL) tables.	<u>125,</u> <u>127</u> – <u>129,</u> <u>131</u>
Jun 2011	09	Electrical Characteristics	Corrected V <sub>COFF</sub> input offset value in Com- parator Electrical Characteristics table	<u>347</u>
Aug	08	N/A	Removed ISO information.	<u>ii</u>
2010		All	Updated logos.	All
		Table 191	Changed the Minimum, Typical and Maxi- mum values for V <sub>REF</sub> (Externally supplied Voltage Reference only).	<u>346</u>
Jan 2009	07	Timer 0–2 Control 0 Register	Table 62: added "Only Counter Mode should be used with this feature" to Bit 4 description.	<u>109</u>
		Analog Functions	ADC Overview, updated fast conversion time to 2.5 µs.	<u>243</u>
		Electrical Characteristics	Updated Table 185.	<u>337</u>
		Internal Precision Oscillator	Removed reference to 32kHz.	336

#### ZNEO<sup>®</sup> Z16F Series MCUs Product Specification



Figure 5. ZNEO Z16F Series, 100-Pin Low-Profile Quad Flat Package (LQFP)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
FF_E07B	Chip Select 4 Control Low	EXTCS4L		<u>46</u>
FF_E07C	Chip Select 5 Control High	EXTCS5H		<u>43</u>
FF_E07D	Chip Select 5 Control Low	EXTCS5L		<u>46</u>
FF_E07E-FF_E07F	Reserved	—	—	
On Chip Debugger = FF	_E080			
FF_E080	Debug Receive Data	DBGRXD	XX	<u>315</u>
FF_E081	Debug Transmit Data	DBGTXD	XX	<u>315</u>
FF_E082-FF_E083	Debug Baud Rate	DBGBR	XXXX	<u>316</u>
FF_E084	Debug Line Control	DBGLCR	XX	<u>316</u>
FF_E085	Debug Status	DBGSTAT	XX	<u>318</u>
FF_E086	Debug Control	DBGCTL	XX	<u>319</u>
Hardware Breakpoints =	FF_E090			
FF_E090-FF_E093	Hardware Breakpoint 0	HWBP0	00000000	<u>324</u>
FF_E094-FF_E097	Hardware Breakpoint 1	HWBP1	00000000	<u>324</u>
FF_E098-FF_E09B	Hardware Breakpoint 2	HWBP2	00000000	<u>324</u>
FF_E09C-FF_E09F	Hardware Breakpoint 3	HWBP3	00000000	<u>324</u>
Oscillator Control Base	Address = FF_E0A0			
FF_E0A0	Oscillator Control	OSCCTL	A0	<u>334</u>
FF_E0A1	Oscillator Divide	OSCDIV	00	<u>335</u>
GPIO Base Address = F	F_E100			
GPIO Port A Base Addre	ess = FF_E100			
FF_E100	Port A Input Data	PAIN	XX	<u>71</u>
FF_E101	Port A Output Data	PAOUT	00	<u>72</u>
FF_E102	Port A Data Direction	PADD	00	<u>73</u>
FF_E103	Port A High Drive Enable	PAHDE	00	<u>74</u>
FF_E104	Port A Alternate Function High	PAAFH	00	<u>75</u>
FF_E105	Port A Alternate Function Low	PAAFL	00	<u>75</u>
FF_E106	Port A Output Control	PAOC	00	<u>76</u>
FF_E107	Port A Pull-Up Enable	PAPUE	00	<u>76</u>
FF_E108	Port A Stop Mode Recovery Enable	PASMRE	00	77
FF_E109-FF_E10B	Port A Reserved			

XX = Undefined.

## **ISA-Compatible Mode**

Configuring the external interface for ISA Mode adjusts the Read timing to follow the ISA Mode commonly employed in PC and related applications. In ISA Mode, assertion of the Read signal ( $\overline{\text{RD}}$ ) is delayed one-half system clock. Also, an extra wait state is added during read operations.

## **External Interface Control Register Definitions**

The following section describes the various control registers.

## **External Interface Control Register**

The External Interface Control Register, shown in Table 9, enables the interface and sets the internal memory size.

Bits	7	6	5	4	3	2	1	0
Field	BUSSEL		MEMSIZE		RESERVED			
RESET	00		00		0000			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FF_E070h							

#### Table 9. External Interface Control Register (EXTCT)

Bit	Description
[7:6]	Bus Select External Interface Enable
BUSSEL	00 = No External Bus.
	01 = 8-bit External Bus Interface is enabled (Port E).
	1X = 16-bit External Bus Interface is enabled (Port J and Port E).
[5:4]	Select Internal Memory Size
MEMSIZE	00 = 128 KB of internal memory.
	01 = 64 KB of internal memory.
	10 = 32 KB of internal memory.
	11 = No Internal Memory.
[3:0]	Reserved
	These bits are reserved and must be programmed to 0000.

## **System Reset**

During a System Reset, the ZNEO Z16F Series device is held in Reset for 66 cycles of the IPO. At the beginning of Reset, all GPIO pins are configured as inputs. All GPIO programmable pull-ups are disabled.

At the start of a System Reset, the motor control PWM outputs are forced to high-impedance momentarily. When the option bits that control the off-state have been properly evaluated, the PWM outputs are forced to the programmed off-state.

During Reset, the ZNEO CPU and on-chip peripherals are nonactive; however, the IPO and WDT oscillator continue to run. During the first 50 clock cycles, the internal option bit registers are initialized, after which the system clock for the core and peripherals begins operating. The ZNEO CPU and on-chip peripherals remain nonactive through the next 16 cycles of the system clock, after which the internal reset signal is deasserted.

On Reset, control registers within the register file that have a defined reset value are loaded with their reset values. Other control registers (including the Flags) and general-purpose RAM are undefined following Reset. The ZNEO CPU fetches the Reset vector at program memory address 0004h and loads that value into the program counter. Program execution begins at the Reset vector address.

Table 19 lists the System Reset sources as a function of the operating mode. The following text provides more detailed information about the individual Reset sources. Note that a POR/VBO event always has priority over all other possible reset sources to ensure that a full System Reset occurs.

Operating Mode	System Reset Source	Action
NORMAL or HALT modes	POR/VBO	System Reset
	WDT time-out when configured for Reset	System Reset
	RESET pin assertion	System Reset
	Write RSTSCR[0] to 1	System Reset
	Fault detect logic reset	System Reset
Stop Mode	POR/VBO	System Reset
	RESET pin assertion	System Reset
	Fault detect logic reset	System Reset

#### Table 19. System Reset Sources and Resulting Reset Action

#### **Power-On Reset**

Each device in the ZNEO Z16F Series contains an internal POR circuit. The POR circuit monitors the supply voltage and holds the device in the Reset state until the supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold

Bit	Description (Continued)
[3:1] PWMD	<ul> <li>PWM Delay Value This field is a programmable delay to control the number of additional system clock cycles following a PWM or Reload compare before the timer output or the timer output complement is switched to the active state. This field ensures a time gap between deassertion of one PWM output to the assertion of its complement. No delay. 2 cycles delay. 4 cycles delay. 8 cycles delay. 16 cycles delay. 32 cycles delay. 64 cycles delay. 128 cycles delay.</li></ul>
[0] INCAP	Input Capture Event 0 = Previous timer interrupt is not a result of a timer input capture event. 1 = Previous timer interrupt is a result of a timer input capture event.

## Timer 0–2 Control 1 Register

The Timer 0–2 Control 1 (TxCTL1) Register enables/disables the timer, sets the prescaler value and determines the timer operating mode.

Bits	7	6	5	4	3	2	1	0
Field	TEN	TPOL	PRES				TMODE	
RESET	0	0	000				000	
R/W	R/W	R/W	R/W R/W					
Addr	FF-E307h, FF-E317h, FF-E327h							

#### Table 63. Timer 0–2 Control 1 Register (TxCTL1)

Bit	Description
[7] TEN	<ul> <li>0 = Timer is disabled.</li> <li>1 = Timer is enabled.</li> <li>Note: the TEN bit is cleared automatically when the timer stops.</li> </ul>

111

## **PWM High and Low Byte Registers**

The PWM High and Low Byte (PWMH and PWML) registers, shown in Table 64 and Table 65) contain the current 12-bit PWM count value. Reads from PWMH stores the value in PWML to a temporary holding register. A read from PWML always returns this temporary register value. It is not recommended to write to the PWM High and Low Byte registers when the PWM is enabled. There are no temporary holding registers for write operations, so simultaneous 12-bit writes are not possible. When either the PWM High and Low Byte registers are written during counting, the 8-bit written value is placed in the counter (High or Low Byte) at the next clock edge. The counter continues counting from the new value.

Bits	7	6	5	4	3	2	1	0
Field		Rese	erved		PWMH			
RESET		0	h		Oh			
R/W	R/W R/W							
Addr	FF_E38Ch							

#### Table 64. PWM High Byte Register (PWMH)

Bit	Description
[7:4]	Reserved
	These bits are reserved and must be programmed to 0000.
[3:0]	PWM High and Low Bytes
PWMH	The upper byte of two bytes {PWMH[3:0], PWML[7:0]} that contain the current 12-bit PWM count value.

#### Table 65. PWM Low Byte Register (PWML)

Bits	7	6	5	4	3	2	1	0	
Field	PWML								
RESET	01h								
R/W	R/W								
Addr				FF_E	38DH				

# Bit Description [7:0] PWM High and Low Bytes PWML The lower byte of two bytes {PWMH[3:0], PWML[7:0]} that contain the current 12-bit PWM count value.

120
-----

Bit	Description (Continued)
[3] ADCTRIG	ADC Trigger Enable 0 = No ADC trigger pulses. 1 = ADC trigger enabled.
[2]	<b>Reserved</b> This bit is reserved and must be programmed to 0.
[1] READY	<ul> <li>Values Ready for Next Reload Event</li> <li>0 = PWM values (prescale, period and duty cycle) are not ready. Do not use values in hold- ing registers at next PWM reload event.</li> <li>1 = PWM values (prescale, period and duty cycle) are ready. Transfer all values from tempo- rary holding registers to working registers at next PWM reload event.</li> </ul>
[0] PWMEN	<ul> <li>PWM Enable</li> <li>0 = PWM is disabled and enabled PWM output pins are forced to default off-state. PWM master counter is stopped. Certain control registers may only be written in this state.</li> <li>1 = PWM is enabled and PWM output pins are enabled as outputs.</li> </ul>

## **PWM Control 1 Register**

The PWM Control 1 (PWMCTL1) Register controls portions of PWM operation.

Bits	7	6	5	4	3	2	1	0		
Field	RLFREQ[1:0]		INDEN	POL45	POL23	POL10	PRES[1:0]			
RESET	00		0	0	0	0	00			
R/W	R/W		R/W	R/W	R/W R/W R/		W			
Addr		FF_E381h								

Bit	Description
[7:6] RLFREQ[1:0]	Reload Event FrequencyThis bit field is buffered. Changes to the reload event frequency takes effect at the end ofthe current PWM period. Reads always return the bit values from the temporary holdingregister.00 = PWM reload event occurs at the end of every PWM period.01 = PWM reload event occurs once every two PWM periods.10 = PWM reload event occurs once every four PWM periods.11 = PWM reload event occurs once every eight PWM periods.
[5] INDEN	Independent PWM Mode Enable 0 = PWM outputs operate as three complementary pairs. 1 = PWM outputs operate as six independent channels.

## **PWM Fault Control Register**

The PWM Fault Control (PWMFCTL) Register, shown in Table 76, determines how the PWM recovers from a fault condition. Settings in this register select either an automatic or a software-controlled PWM restart.

Bits	7	6	5	4	3	2	1	0		
Field	Reserved	DBGRST	CMP1INT	CMP1RST	CMPINT	CMPRST	Fault0INT	Fault0RST		
RESET	0	0	0	0	0	0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addr				FF_E	388h					
Bit	Descript	tion								
[7]	Reserve	d a reconved a	and must be	programma	d to 0					
[0]	Debug F		inu musi be	programme	u iu u.					
	0 – Autor	<b>kestart</b> matic recove	erv PWM re	sumes conti	ol of output	s when all fa	ault sources	have deas-		
Denter	stere	d and a nev	V PWM perio	od begins.	ororouput					
	1 = Softv	vare controll	ed recovery	. PWM resu	mes control	of outputs o	only after all	fault		
	sourc	sources have deasserted and all fault flags are cleared and a PWM reload occurs.								
[5]	Compar	ator 1 Inter	rupt							
CMP1INI	0 = Interi 1 – Interi	rupt on com	parator asse	ertion disable	ed. Id					
[4]	Compar	ator 1 Post	ort		·u.					
CMP1RST	0 = Autor stere	matic recove	ery. PWM re	sumes conti	ol of output	s when all fa	ault sources	have deas-		
	Software	e Controlle	d Recovery							
	1 = PWN	1 resumes co	ontrol of outp	outs only afte	er all fault so	urces have	deasserted	and all fault		
	flags	are cleared	and a PVVIV	I reload occl	Jrs.					
	0 – Inter	ator 0 Inter	r <b>upt</b> Derator () as	sortion disat						
	1 = Interi	rupt on com	parator 0 as	sertion enab	oled.					
[2]	Compar	dtor 0 Rest	art							
CMPORST	0 = Autor stere	<ul> <li>0 = Automatic recovery. PWM resumes control of outputs when all fault sources have deas- stered.</li> </ul>								
	Software	e Controlle	d Recovery							
	1 = PWN flags	l resumes co are cleared	ontrol of outp and a PWN	outs only afte I reload occ	er all fault so urs.	urces have	deasserted	and all fault		
Note: This	register can	only be writte	n when PWN	IEN is cleared	l					

#### Table 76. PWM Fault Control Register (PWMFCTL)





Figure 31. Noise Filter Operation

## **LIN-UART Control Register Definitions**

The LIN-UART control registers support the LIN-UART, the associated Infrared encoder/ decoder and the noise filter. For detailed information about the infrared operation, see the Infrared Encoder/Decoder chapter on page 172.

## LIN-UART Transmit Data Register

Data bytes written to the LIN-UART Transmit Data Register, shown in Table 80, are shifted out on the TXD pin. The Write-only LIN-UART Transmit Data Register shares a Register File address with the Read-only LIN-UART Receive Data register.

# **ESPI Control Register Definitions**

## **ESPI** Data Register

The ESPI Data Register, shown in Table 102, addresses both the outgoing Transmit Data register and the incoming Receive Data register. Reads from the ESPI Data register return the contents of the Receive Data register. The Receive Data register is updated with the contents of the shift register at the end of each transfer. Writes to the ESPI Data register load the Transmit Data register unless TDRE = 0. Data is shifted out starting with bit 7. The last bit received resides in bit position 0.

With the ESPI configured as a Master, writing a data byte to this register initiates the data transmission. With the ESPI configured as a Slave, writing a data byte to this register loads the shift register in preparation for the next data transfer with the external Master. In either the Master or Slave modes, if TDRE = 0, writes to this register are ignored.

When the character length is less than 8 bits (as set by the NUMBITS field in the ESPI Mode register), the transmit character must be left justified in the ESPI Data register. A received character of less than 8 bits is right justified (last bit received is in bit position 0). For example, if the ESPI is configured for 4-bit characters, the transmit characters must be written to ESPIDATA[7:4] and the received characters are read from ESPIDATA[3:0].

Bits	7	6	5	4	3	2	1	0		
Field	DATA									
RESET	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addr		FF_E260h								

Table 102.	ESPI I	Data	Register	(ESPIDATA)
------------	--------	------	----------	------------

Bit	Description
[7:0]	Data
DATA	Transmit and/or receive data. Writes to the ESPIDATA Register load the shift register. Reads
	from the ESPIDATA Register return the value of the Receive Data Register.

## **ESPI Transmit Data Command Register**

The ESPI Transmit Data Command Register, shown in Table 103, provides control of the  $\overline{SS}$  pin when it is configured as an output (Master Mode). The TEOF and SSV bits are controlled by the DMA interface as well as by a bus write to this register.

Following completion of the Stop Mode Recovery, the ZNEO CPU responds to the system exception request by fetching the System Exception vector and executing code from the vector address.

#### **WDT Reset in Normal Operation**

If configured to generate a Reset when a time-out occurs, the WDT forces the device into the Reset state. The WDT status bit in the Reset Status and Control Register is set to 1. For more information about Reset and the WDT status bit, see the <u>Reset and Stop Mode</u> <u>Recovery</u> chapter on page 56. Following a Reset sequence, the WDT Counter is initialized with its reset value.

#### WDT Reset in Stop Mode

If enabled in Stop Mode and configured to generate a Reset when a time-out occurs and the device is in Stop Mode, the WDT initiates a Stop Mode Recovery. Both the WDT status bit and the Stop bit in the Reset Status and Control Register register are set to 1 following WDT time-out in Stop Mode. For detailed information, see the <u>Reset and Stop Mode Recovery</u> chapter on page 56.

#### Watchdog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watchdog Timer Reload High (WDTH) register address unlocks the two Watchdog Timer Reload registers (WDTH and WDTL) to allow changes to the time-out period. These write operations to the WDTH Register address produce no effect on the bits in the WDTH Register. The locking mechanism prevents spurious writes to the reload registers.

The following sequence is required to unlock the Watchdog Timer Reload registers (WDTH and WDTL) for write access:

- 1. Write 55h to the Watchdog Timer Reload High register (WDTH).
- 2. Write AAh to the Watchdog Timer reload high register (WDTH).
- 3. Write the appropriate value to the Watchdog Timer reload high register (WDTH).
- 4. Write the appropriate value to the Watchdog Timer reload low register (WDTL).

All steps of the WDT reload unlock sequence must be written in the order presented above. The values in the Watchdog Timer Reload registers are loaded into the counter every time a WDT instruction is executed.

Bit	Description (Continued)
[6] LPOPT	<ul> <li>Low Power Option</li> <li>0 = The part will come up in low power mode. The Clock is divided by 8 and Flash memory will only be accessed the last half of the last cycle of the divide. This reduces Flash power consumption.</li> <li>1 = The part will come up normally.</li> </ul>
[5:0]	<b>Reserved</b> These option bits are reserved for future use and must always be 1. This setting is the default for unprogrammed (erased) Flash.

### **Information Area**

Data in the information area of memory cannot be altered directly. If you wish to alter the factory settings, it must be done by writing to the Register Address identified. The part defaults to the factory settings after reset and the registers must be rewritten to have the user settings in effect. Read the information area address to determine the factory settings.

## IPO Trim Registers (Information Area Address 0021h and 0022h)

Tables 165 and 166 define the IPO Trim settings, which are altered after reset by accessing the IPOTRIM1 and IPOTRIM2 registers.

Bits	7	6	5	4	3	2	1	0	
Field	IPO TEMP TRIM IPO TRIM								
RESET									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addr	dr FFF_FF25h								
Note: L = I	Note: L = Loaded at Reset. R/W = Read/Write. This register is loaded from Information area on Reset.								

#### Table 165. IPO Trim 1 (IPOTRIM1)

#### Table 166. IPO Trim 2 (IPOTRIM2)

Bits	7	6	5	4	3	2	1	0
Field				IPO 1	rrim			
RESET	L	L	L	L	L	L	L	L
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FFFF_FF26							
Note: L = I	oaded at Re	set. R/W = Re	ead/Write. Th	is register is l	oaded from Ir	nformation are	ea on Reset.	

#### ZNEO<sup>®</sup> Z16F Series MCUs Product Specification



Figure 62. On-Chip Debugger Block Diagram

## Operation

**Caution:** For effective operation of the device, all power pins (V<sub>DD</sub> and AV<sub>DD</sub>) must be supplied with power and all ground pins (V<sub>SS</sub> and AV<sub>SS</sub>) must be properly grounded. The DBG pin must be connected to V<sub>DD</sub> through an external pull-up resistor to ensure proper operation.

## **On-Chip Debug Enable**

The DBG pin is mainly used for debugging. The OCD is always enabled by default following reset. Disable the OCD after startup and use the DBG pin as a UART or a GPIO pin if the DBGUART option bit has been cleared.

To use the DBG pin as a UART or GPIO pin, the OCD must be disabled. The OCD is disabled by clearing the OCDEN bit in the Debug Control Register (DBGCTL). The OCD cannot be disabled if the OCDLOCK bit in the DBGCTL Register is set.

# **Control Register Definitions**

## **Receive Data Register**

The Receive Data Register (DBGRXD), shown in Table 170, holds data received by the serial UART.

Bits	7	6	5	4	3	2	1	0	
Field		RXDATA							
RESET		XX							
R/W		R/W							
Addr	FF_E080								
Bit	Description								
[7:0] RXDATA	Receive Da In UART Me this register the OCD.	<b>ata</b> ode, data re r. This regist	eceived on th ter is written	ne serial inte to simulate	rface is trans data receive	sferred from ed if the DB0	n the shift reg G pin is being	gister into g used by	

#### Table 170. Receive Data Register (DBGRXD)

## Transmit Data Register

The Transmit Data Register (DBGTXD), shown in Table 171, holds data to be transmitted by the serial UART.

Bits	7	6	5	4	3	2	1	0
Field				TXD	ATA			
RESET	XX							
R/W				R/	W			
Addr				FF_E	E081			

#### Table 171. Transmit Data Register (DBGTXD)

Bit	Description
[7:0]	Transmit Data
TXDATA	In UART Mode, data written to this register is transmitted on the serial interface. This register is read to simulate data transmitted if the DBG pin is being used by the OCD.

# 326

## **Trace Address Register**

The Trace Address Register (TRACEADDR), shown in Table 180, points to the next data trace location.

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Field		Reserved							TRACEADDR[23:16]							
RESET	00h										ХХ	ΚH				
R/W				F	२							R/	W			
Addr								FF_I	E014							
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	TRACEADDR							DDR[1	15:2]						00	
RESET	XXXXH 00								0							
R/W							R/	W							F	२
Addr		FF_E016														
Bit	Description															
[31:24]	<b>Reserved</b> This bit is reserved and must be programmed to 00000000.															
[23:16] TRACEA		23:16]	Tra The	ace Ac ese bit	<b>Idress</b> is form	<b>s</b> n a 24-	bit ad	dress	used b	by the	trace	logic te	o store	e the n	ext P	C

#### Table 180. Trace Address (TRACEADDR)

TRACEADDR[23:16]	These bits form a 24-bit address used by the trace logic to store the next PC
[15:2] TRACEADDR[15:2]	value to memory.
[1:0] 00	These read-only bits are unused.

Figure 73 displays the typical current consumption while operating at 3.3 V at 30 °C versus the system clock frequency.



## Active I<sub>dd</sub> vs CLK Freq at 30 °C

Figure 73. Typical  $\mathrm{I}_{\mathrm{DD}}$  Versus System Clock Frequency

#### ZNEO<sup>®</sup> Z16F Series MCUs Product Specification

# I<sup>2</sup>C Timing



Figure 79 and Table 199 provide timing information for I<sup>2</sup>C pins.



Table 199.	I <sup>2</sup> C	Timing
------------	------------------	--------

		Delay (ns)				
Parameter	Description	Min	Max			
l <sup>2</sup> C						
T <sub>1</sub>	SCL Fall to SDA output delay	SCL period/4				
T <sub>2</sub>	SDA Input to SCL rising edge Setup Time	0				
T <sub>3</sub>	SDA Input to SCL falling edge Hold Time	0				

## **UART** Timing

Figure 80 and Table 200 provide timing information for the UART pins in situations in which the Clear To Send input pin ( $\overline{\text{CTS}}$ ) is used for flow control. In this example, it is assumed that the Driver Enable polarity has been configured to be Active Low and is represented here by  $\overline{\text{DE}}$ . The  $\overline{\text{CTS}}$  to  $\overline{\text{DE}}$  assertion delay (T1) assumes the UART Transmit Data register has been loaded with data prior to  $\overline{\text{CTS}}$  assertion.

360

# Index

## **Numerics**

10-bit ADC 4

## Α

absolute maximum ratings 337 AC characteristics 349 ADC block diagram 242 electrical characteristics and timing 346 overview 243 ADC Channel Register 1 (ADCCTL) 246 ADC Data High Byte Register (ADCDH) 247, 251 ADC Data Low Bit Register (ADCDL) 248, 249, 250, 251 analog block/PWM signal synchronization 245 analog block/PWM signal zynchronization 245 analog signals 14 analog-to-digital converter overview 243 architecture voltage measurements 243

## В

baud rate generator, UART 150 block diagram 2 bus width 17 bus width non-volatile memory (internal) 21 RAM (internal) 21

## С

characteristics, electrical 337 clock phase (SPI) 181 comparator definition 251 non-inverting/inverting input 252 operation 252 control register external interface 42, 285 control register definition, UART 153 control register, I<sup>2</sup>C 229 control registers CPU 19 CPU control registers 19 CPU and peripheral overview 3 current measurement architecture 243 operation 243 Customer Support 366

## D

data width 17 data register, I<sup>2</sup>C 227 DC characteristics 339 debugger, on-chip 298 device, port availability 66 DMA controller 4

## Ε

electrical characteristics 337 ADC 346 flash memory and timing 345 GPIO input data sample timing 350 watchdog timer 345 electrical noise 243 external interface 37 control register 42, 285 ISA-compatible mode 42 operation 41 signals 37, 290

#### ZNEO Z16F Series ZNEO Product Specification

mode fault error 189 mode register 197 multi-master operation 186 operation 178 overrun error 189, 190 signals 178 single master, multiple slave system 187 single master, single slave system 187 status register 198 timing, PHASE = 0.182timing, PHASE=1 183 SPI controller signals 13 SPI mode (SPIMODE) 197 SPIBRH register 202 SPIBRL register 202 SPICTL register 194 SPIDATA register 193, 194 SPIMODE register 197 SPISTAT register 198 SS, SPI signal 178 STOP mode 64 STOP mode recovery sources 60 using a GPIO port pin transition 61 using watchdog timer time-out 61 system 18 system and core resets 57 system vectors 18

## Т

tiing diagram, voltage measurement 245 timer signals 14 timers 4, 95 architecture 95, 114 block diagram 96, 115 capture mode 102, 103 capture/compare mode 103 compare mode 104 continuous mode 99 gated mode 105 one-shot mode 97 operating mode 97 PWM mode 101 reading the timer count values 106 reload high and low byte registers 108, 123 timer control register definitions 106, 121 triggered one-shot mode 98 timers 0-3 control registers 109, 111 high and low byte registers 106, 109, 122, 124 timing diagram, voltage measurement 244 transmit IrDA data 173 transmitting UART data-polled method 137

## U

UART 4 architecture 135 asynchronous data format without/with parity 137 baud rate generator 150 baud rates table 169 control register definitions 153 controller signals 14 data format 136 interrupts 147 multiprocessor mode 142 receiving data using interrupt-driven method 140 receiving data using the polled method 139 transmitting data using the polled method 137 x baud rate high and low registers 166 x control 0 and control 1 registers 160, 162 x status 0 and status 1 registers 155, 158 UxBRH register 166 UxBRL register 167 UxCTL0 register 160, 166 UxCTL1 register 162, 164, 165 UxRXD register 154 UxSTAT0 register 155, 156 UxSTAT1 register 158 UxTXD register 154