



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ZNEO
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	60
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z16f3211fi20sg">https://www.e-xfl.com/product-detail/zilog/z16f3211fi20sg</a>

I <sup>2</sup> C Slave Address Register .....	237
Watchdog Timer .....	238
Operation .....	238
Watchdog Timer Refresh .....	239
Watchdog Timer Time-Out Response .....	239
Watchdog Timer Reload Unlock Sequence .....	240
Watchdog Timer Register Definitions .....	241
Watchdog Timer Reload High and Low Byte Registers .....	241
Analog Functions .....	242
ADC Overview .....	243
Architecture .....	243
Operation .....	243
ADC Timing .....	244
ADC Interrupts .....	245
ADC0 Timer 0 Capture .....	245
ADC Convert on Read .....	245
Reference Buffer, RBUF .....	246
Internal Voltage Reference Generator .....	246
ADC Control Register Definitions .....	246
ADC0 Control Register 0 .....	246
ADC0 Data High Byte Register .....	247
ADC0 Data Low Bits Register .....	248
Sample Settling Time Register .....	248
Sample Time Register .....	249
ADC Clock Prescale Register .....	249
ADC0 Max Register .....	250
ADC Timer 0 Capture Register .....	251
Comparator and Operational Amplifier Overview .....	251
Comparator Operation .....	252
Operational Amplifier Operation .....	252
Interrupts .....	253
Comparator Control Register Definitions .....	253
Comparator and Operational Amplifier Control Register .....	253
Flash Memory .....	255
Information Area .....	256
Operation .....	257
Timing Using the Flash Frequency Register .....	257
Flash Read Protection .....	258
Flash Write/Erase Protection .....	258
Programming .....	259

IPO Trim Registers (Information Area Address 0021h and 0022h) . . . . .	296
ADC Reference Voltage Trim (Information Area Address 0023h) . . . . .	297
On-Chip Debugger . . . . .	298
Architecture . . . . .	298
Operation . . . . .	299
On-Chip Debug Enable . . . . .	299
Serial Interface . . . . .	300
Serial Data Format . . . . .	300
Baud Rate Generator . . . . .	301
Auto-Baud Detector . . . . .	302
Line Control . . . . .	303
9-Bit Mode . . . . .	303
Start Bit Flow Control . . . . .	304
Initialization . . . . .	304
Initialization during Reset . . . . .	305
Debug Lock . . . . .	305
Error Reset . . . . .	305
DEBUG Halt Mode . . . . .	306
Reading and Writing Memory . . . . .	306
Reading Memory CRC . . . . .	307
Breakpoints . . . . .	307
Instruction Trace . . . . .	308
On-Chip Debugger Commands . . . . .	309
Cyclic Redundancy Check . . . . .	313
Memory Cyclic Redundancy Check . . . . .	313
UART Mode . . . . .	313
Serial Errors . . . . .	314
Interrupts . . . . .	314
DBG Pin as a GPIO Pin . . . . .	314
Control Register Definitions . . . . .	315
Receive Data Register . . . . .	315
Transmit Data Register . . . . .	315
Baud Rate Reload Register . . . . .	316
Line Control Register . . . . .	316
Status Register . . . . .	318
Control Register . . . . .	319
OCD Control Register . . . . .	321
OCD Status Register . . . . .	323
Hardware Breakpoint Registers . . . . .	324
Trace Control Register . . . . .	325
Trace Address Register . . . . .	326

**Table 6. Register File Address Map (Continued)**

<b>Address (Hex)</b>	<b>Register Description</b>	<b>Mnemonic</b>	<b>Reset (Hex)</b>	<b>Page No</b>
FF_E210	LIN-UART1 Transmit Data	U1TXD	XX	<u>154</u>
	LIN-UART1 Receive Data	U1RXD	XX	<u>154</u>
FF_E211	LIN-UART1 Status 0	U1STAT0	0000011Xb	<u>155</u>
FF_E212	LIN-UART1 Control 0	U1CTL0	00	<u>160</u>
FF_E213	LIN-UART1 Control 1	U1CTL1	00	<u>164</u>
FF_E214	LIN-UART1 Mode Select and Status	U1MDSTAT	00	<u>162</u>
FF_E215	LIN-UART1 Address Compare Register	U1ADDR	00	<u>166</u>
FF_E216	LIN-UART1 Baud Rate High Byte	U1BRH	FF	<u>166</u>
FF_E217	LIN-UART1 Baud Rate Low Byte	U1BRL	FF	<u>167</u>
FF_E218-FF_E23F	Reserved	—	XX	—
<b>I<sup>2</sup>C Base Address = FF_E240</b>				
FF_E240	I <sup>2</sup> C Data	I2CDATA	00	<u>227</u>
FF_E241	I <sup>2</sup> C Interrupt Status	I2CISTAT	80	<u>228</u>
FF_E242	I <sup>2</sup> C Control	I2CCTL	00	<u>229</u>
FF_E243	I <sup>2</sup> C Baud Rate High Byte	I2CBRH	FF	<u>231</u>
FF_E244	I <sup>2</sup> C Baud Rate Low Byte	I2CBRL	FF	<u>231</u>
FF_E245	I <sup>2</sup> C State	I2CSTATE	C0	<u>232</u>
FF_E246	I <sup>2</sup> C Mode	I2CMODE	00	<u>236</u>
FF_E247	I <sup>2</sup> C Slave Address	I2CSLVAD	00	<u>237</u>
FF_E248-FF_E25F	Reserved	—	XX	—
<b>Enhanced Serial Peripheral Interface Base Address = FF_E260</b>				
FF_E260	ESPI Data	ESPIDATA	XX	<u>193</u>
FF_E261	Reserved	—	XX	
FF_E262	ESPI Control	ESPICTL	00	<u>194</u>
FF_E263	ESPI Mode	ESPIMODE	00	<u>197</u>
FF_E264	ESPI Status	ESPISTAT	01	<u>198</u>
FF_E265	ESPI State	ESPISTATE	00	<u>200</u>
FF_E266	ESPI Baud Rate High Byte	ESPIBRH	FF	<u>202</u>
FF_E267	ESPI Baud Rate Low Byte	ESPIBRL	FF	<u>202</u>

XX = Undefined.

Table 7. External Interface Signals Description (Continued)

External Interface Signal	Direction
$\overline{\text{CS1}}$	Output
$\overline{\text{CS2}}$	Output
$\overline{\text{CS3}}$	Output
$\overline{\text{CS4}}$	Output
$\overline{\text{CS5}}$	Output

## Chip Selects

The chip selects support connection of multiple memories and peripherals to the external interface. Figure 9 displays the memory map of the chip selects. The chip select boundaries are at fixed addresses. On-chip memory always have priority over external memory. Chip select 0 has the lowest priority and chip select 5 has the highest priority.




Figure 9. Chip Select Boundary Addressing with 128 KB Internal Flash

( $V_{POR}$ ) and has stabilized, the POR counter is enabled and counts 50 cycles of the IPO. At this point, the system clock is enabled and the POR counter counts a total of 16 system clock pulses. The device is held in the Reset state until the second POR counter sequence has timed out. After the ZNEO Z16F Series exits the POR state, the ZNEO CPU fetches the Reset vector. Following POR, the POR status bit in the Reset Status and Control Register is set to 1.

Figure 16 displays Power-On Reset operation. For the POR threshold voltage ( $V_{POR}$ ), see [Table 75](#) on page 343.




Figure 16. Power-On Reset Operation

## Voltage Brown-Out Reset

The ZNEO Z16F Series provides Low Voltage Brown-Out (VBO) protection. The VBO circuit senses the supply voltage when it drops to an unsafe level (below the VBO threshold voltage) and forces the device into the Reset state. While the supply voltage remains below the POR voltage threshold ( $V_{POR}$ ), the VBO holds the device in the Reset state.

When the supply voltage exceeds the  $V_{POR}$  and is stabilized, the device progresses through a full System Reset sequence, as described in the section [Power-On](#)

Table 24. Port Alternate Function Mapping

Port	Pin	Alternate Function 1	Alternate Function 2	Alternate Function 3	External Interface
<b>Port A</b>	PA0	T0IN/T0OUT	DMA0REQ	T0INPB	
	PA1	T0OUT	DMA0ACK		
	PA2	DE0	FAULTY		
	PA3	CTS0	FAULT0		
	PA4	RXD0	CS1		
	PA5	TXD0	CS2		
	PA6	SCL	CS3		
	PA7	SDA	CS4		
<b>Port B</b>	PB0/T0IN0	ANA0			
	PB1/T0IN1	ANA1			
	PB2/T0IN2	ANA2			
	PB3	ANA3/OPOUT			
	PB4	ANA4			
	PB5	ANA5			
	PB6	ANA6/OPINP/CINN			
	PB7	ANA7/OPINN			
<b>Port C</b>	PC0	T1IN/T1OUT	DMA1REQ	CINN	
	PC1	T1OUT	DMA1ACK	COMPOUT	
	PC2	SS	CS4		
	PC3	SCK	DMA2REQ		
	PC4	MOSI	DMA2ACK		
	PC5	MISO	CS5		
	PC6	T2IN/T2OUT	PWMH0		
	PC7	T2OUT	PWML0		
<b>Port D</b>	PD0	PWMH1	ADDR[20]		
	PD1	PWML1	ADDR[21]		
	PD2	PWMH2	ADDR[22]		
	PD3	DE1	ADDR[16]		
	PD4	RXD1	ADDR[18]		
	PD5	TXD1	ADDR[19]		
	PD6	CTS1	ADDR[17]		
	PD7	PWML2	ADDR[23]		

## Port A-K Output Data Registers

The Port A-K Output Data registers, shown in Table 26, write output data to the pins.

**Table 26. Port A-K Output Data Registers (PxOUT)**

Bits	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FF_E101, FF_E111, FF_E121, FF_E131, FF_E141, FF_E151, FF_E161, FF_E171, FF_E181, FF_E191							

Bit	Description
[7:0]	<b>Port Output Data</b>
POUT[7:0]	These bits contain the data to be driven out from the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation. 0 = Drive a logical 0 (Low). 1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding port output control register bit to 1.



## Port A-K Data Direction Registers

The Port A-K Data Direction registers, shown in Table 27, configure the specified port pins as either inputs or outputs.

**Table 27. Port A-K Data Direction Registers (PxDD)**

Bits	7	6	5	4	3	2	1	0
Field	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FF_E102, FF_E112, FF_E122, FF_E132, FF_E142, FF_E152, FF_E162, FF_E172, FF_E182, FF_E192							

Bit	Description
[7:0]	<b>Data Direction</b>
DD[7:0]	<p>These bits control the direction of the associated port pin. Port alternate function operation overrides the data direction register setting.</p> <p>0 = Output Data in the Port A-K Output Data Register is driven onto the port pin.</p> <p>1 = Input The port pin is sampled and the value written into the Port A-K Input Data Register. The output driver is high impedance.</p>

Bit	Description (Continued)
[5] T0I	<b>Timer 0 Interrupt Request</b> 0 = No interrupt request is pending for timer 0. 1 = An interrupt request from timer 0 is awaiting service. Writing 1 to this bit resets it to 0.
[4] U0RXI	<b>UART 0 Receiver Interrupt Request</b> 0 = No interrupt request is pending for the UART 0 receiver. 1 = An interrupt request from the UART 0 receiver is awaiting service. Writing 1 to this bit resets it to 0.
[3] U0TXI	<b>UART 0 Transmitter Interrupt Request</b> 0 = No interrupt request is pending for the UART 0 transmitter. 1 = An interrupt request from the UART 0 transmitter is awaiting service. Writing 1 to this bit resets it to 0.
[2] I2CI	<b>I<sup>2</sup>C Interrupt Request</b> 0 = No interrupt request is pending for the I <sup>2</sup> C. 1 = An interrupt request from the I <sup>2</sup> C is awaiting service. Writing 1 to this bit resets it to 0.
[1] SPII	<b>SPI Interrupt Request</b> 0 = No interrupt request is pending for the SPI. 1 = An interrupt request from the SPI is awaiting service. Writing 1 to this bit resets it to 0.
[0] ADCI	<b>ADC Interrupt Request</b> 0 = No interrupt request is pending for ADC. 1 = An interrupt request from ADC is awaiting service. Writing 1 to this bit resets it to 0.

## Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) Register, shown in Table 45, stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the ZNEO CPU. If interrupts are globally disabled (polled interrupts), the ZNEO CPU reads the Interrupt Request 1 Register to determine, if any interrupt requests are pending. Writing 1 to the bits in this register clears the interrupt. The bits of this register are set by writing 1 to the Interrupt Request 1 Set Register (IRQ1SET) at address FF\_E035h.

**Table 51. IRQ1 Enable High Bit Register (IRQ1ENH)**

Bits	7	6	5	4	3	2	1	0
Field	PAD7ENH	PAD6ENH	PAD5ENH	PAD4ENH	PAD3ENH	PAD2ENH	PAD1ENH	PAD0ENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FF_E036h							

**Bit Description**

[7:0] Port A/D Bit[x] Interrupt Request Enable High Bit.  
PADxENH

**Table 52. IRQ1 Enable Low Bit Register (IRQ1ENL)**

Bits	7	6	5	4	3	2	1	0
Field	PAD7ENL	PAD6ENL	PAD5ENL	PAD4ENL	PAD3ENL	PAD2ENL	PAD1ENL	PAD0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FF_E037h							

**Bit Description**

[7:0] Port A/D Bit[x] Interrupt Request Enable Low Bit.  
PADxENL

## IRQ2 Enable High and Low Bit Registers

The IRQ2 Enable High and Low Bit registers, shown in Tables 54 and 55, form a priority encoded enabling for interrupts in the Interrupt Request 2 Register. Priority is generated by setting bits in each register. Table 53 describes the priority control for IRQ2.

**Table 53. IRQ2 Enable and Priority Encoding**

IRQ2ENH[x]	IRQ2ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

Note: x indicates the register bits from 0 through 7.

or DMA request is being serviced (set TEOF before or simultaneously with writing the last data byte). When the last bit of the last character is transmitted, the hardware will automatically deassert the SSV and TEOF bits. The second method is for software to directly clear the SSV bit after the transaction completes. If software clears the SSV bit directly, it is not necessary for software to also set the TEOF bit on the last transmit byte. After writing the last transmit byte, the end of the transaction is detected by waiting for the last RDRF interrupt or monitoring the TFST bit in the ESPI Status register.

The transmit underrun and receive overrun errors do not occur in an SPI Mode master. If the RDRF and TDRE requests have not been serviced before the current byte transfer completes, SCLK is paused until the data register is read and written. The transmit underrun and receive overrun errors will occur in a slave if the slave's software/DMA does not keep up with the master data rate. If a transmit underrun occurs in Slave Mode, the shift register in the slave is loaded with all 1s.

In the SPI Mode, the SCK is active only for the data transfer with one SCK period per bit transferred. If the SPI bus has multiple slaves, the slave select lines to all or one of the slaves must be controlled independently by software using GPIO pins.

Figure 38 displays multiple character transfer in SPI Mode. Note that while character 'n' is being transferred using the shift register, software/DMA responds to the receive request for character n-1 and the transmit request for character n+1.

0 for General Call Address). For a General Call Address, the I<sup>2</sup>C Controller automatically responds during the address acknowledge phase with the value in the NAK bit of the I2CCTL Register. If software processes the data bytes associated with the GCA bit, the IRM bit is optionally set following the SAM interrupt to allow software to examine each received data byte before deciding to set or clear the NAK bit. A Start byte will not be acknowledged (requirement the I<sup>2</sup>C specification).

**Software Address Recognition Mode.** To disable the hardware address recognition, the IRM bit must be set = 1 prior to the reception of the address byte(s). When IRM = 1 each received byte generates a receive interrupt (RDRF = 1 in the I2CISTAT Register). Software must examine each byte and determine whether to set or clear the NAK bit. The Slave holds SCL Low during the acknowledge phase until software responds by writing to the I2CCTL Register. The value written to the NAK bit is used by the controller to drive the I<sup>2</sup>C Bus, then releasing the SCL. The SAM and GCA bits are not set when IRM = 1 during the address phase, but the RD bit is updated based on the first address byte.

### Slave Transaction Diagrams

In the following transaction diagrams, shaded regions indicate data transferred from the Master to the Slave and unshaded regions indicate data transferred from the Slave to the Master. The transaction field labels are defined as follows:

S: Start

W: Write

A: Acknowledge

$\bar{A}$ : Not Acknowledge

P: Stop

### Slave Receive Transaction with 7-Bit Address

The data transfer format for writing data from Master to Slave in 7-bit address Mode is shown in Figure 47. The following procedure describes the I<sup>2</sup>C Master/Slave Controller operating as a Slave in 7-bit address Mode, receiving data from the bus Master.

S	Slave Address	W=0	A	Data	A	Data	A	Data	$A/\bar{A}$	P/S
---	---------------	-----	---	------	---	------	---	------	-------------	-----

**Figure 48. Data Transfer Format, Slave Receive Transaction with 7-Bit Addressing**

1. Software configures the controller for operation as a Slave in 7-Bit Address Mode as follows.
  - a. Initialize the MODE field in the I<sup>2</sup>C Mode Register for either Slave Only Mode or Master/Slave Mode with 7-Bit Addressing.

14. The Slave I<sup>2</sup>C Controller asserts the Stop/Restart interrupt (set the SPRS bit in the I2CISTAT Register).
15. Software responds to the Stop interrupt by reading the I2CISTAT Register, clearing the SPRS bit.

## DMA Control of I<sup>2</sup>C Transactions

The DMA engine is configured to support transmit and receive DMA requests from the I<sup>2</sup>C Controller. The I<sup>2</sup>C data interrupt requests must be disabled by setting the DMAIF bit in the I<sup>2</sup>C Mode Register and clearing the TXI bit in the I<sup>2</sup>C Control Register. This allows error condition interrupts to be handled by software while data movement is handled by the DMA engine.

The DMA interface on the I<sup>2</sup>C Controller is intended to support data transfer but not Master Mode address byte transfer. The Start, Stop and NAK bits must be controlled by software.

A summary of the sequence of I<sup>2</sup>C data transfer using the DMA follows.

### Master Write Transaction with Data DMA

1. Configure the selected DMA Channel for I<sup>2</sup>C transmit. The IEOB bit must be set in the DMACTL Register for the last buffer to be transferred.
2. The I<sup>2</sup>C interrupt must be enabled in the interrupt controller to alert software of any I<sup>2</sup>C error conditions. A Not Acknowledge interrupt occurs on the last byte transferred.
3. The I<sup>2</sup>C Master/Slave must be configured as defined in the sections above describing Master Mode transactions. The TXI bit in the I2CCTL Register must be cleared.
4. Initiate the I<sup>2</sup>C transaction as described in the [Master Address Only Transactions](#) section on page 210, using the ACKV and ACK bits in the I2CSTATE Register to determine if the slave acknowledges.
5. Set the DMAIF bit in the I2CMODE Register.
6. The DMA transfers the data, which is to be transmitted to the slave.
7. When the DMA interrupt occurs, poll the I2CSTAT Register until the TDRE bit = 1 to ensure that the I<sup>2</sup>C Master/Slave hardware has commenced transmitting the most recent byte written by the DMA.
8. Set the Stop bit in the I2CCTL Register. The Stop bit is polled by software to determine when the transaction is actually completed.
9. Clear the DMAIF bit in the I2CMODE Register.

The following section describes the I<sup>2</sup>C Master/Slave Controller operating as a Slave in 10-Bit Addressing Mode, transmitting data to the bus master.


version already in progress, the Start bit is read to indicate ADC operation status (busy or available).

## ADC Timing

Each ADC measurement consists of three phases:

1. Input sampling (programmable, minimum of 1.0  $\mu$ s).
2. Sample-and-hold amplifier settling (programmable, minimum of 0.5  $\mu$ s).
3. Conversion is 12 ADCLK cycles.

Figure 53 displays the timing of an ADC conversion.



**Figure 53. ADC Timing Diagram**

Figure 54 displays the timing of convert period showing the 10 bit progression of the output.

## ADC Reference Voltage Trim (Information Area Address 0023h)


Table 167 defines the ADC Reference Voltage Trim settings, which are altered after reset by accessing the ADCTRIM Register.

**Table 167. ADC Reference Voltage Trim (ADCTRIM)**

Bits	7	6	5	4	3	2	1	0
Field	Reserved			ADCREF[4:0]				
RESET	L	L	L	L	L	L	L	L
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addr	FFFF_FF27							
Note: L = Loaded at Reset. R/W = Read/Write. This register is loaded from Information area on Reset.								

Bit	Description
[7:5]	<b>Reserved</b> These bits are reserved and must be programmed to 1.
[4:0] ADCREF[4:0]	<b>ADC Reference Trim</b> These bits are used to trim the ADC reference voltage generator. If the part is not going to be trimmed, the value of this register must be F0h.





**Figure 65. OCD Serial Data Format**

Each bit time is of same length. The bit period is set by the baud rate generator.

When the transmitter sends a character, it first sends a Low start bit. The transmitter then waits one bit time. After the start bit is sent, the transmitter sends the next data bit. The transmitter sends each data bit in turn, waiting one full bit time before sending the next data bit. After the last data bit is sent, the transmitter sends a high stop bit for one bit time.

The receiver looks for the falling edge of the start bit. After the receiver sees the start bit is Low, it waits one half bit time and samples the middle of the start bit. If the middle of the start bit is High, the receiver considers this as a false start bit. The receiver ignores a false start bit and searches for another falling edge. If the middle of the start bit is Low, the receiver considers the start bit valid. The receiver will wait a full bit time from the middle of the start bit to sample the next data bit. The next data bit is sampled in the middle of the bit period. The receiver repeats this operation for each data bit, waiting one full bit time to between sampling each data bit.

After the receiver has sampled the last data bit, it waits one full bit time and sample the middle of the stop bit. If the stop bit is Low, the receiver detects a framing error.

If the stop bit is High, the data was correctly framed between a start and stop bit. After the receiver samples the middle of the stop bit, it begins searching for another start bit. To correct for any bit skew due to error between the transmit and receive baud rate clocks, the receiver does not wait for the full stop bit to be received before searching for the next start bit.

## Baud Rate Generator


The baud rate generator (BRG) is used to generate a bit clock for transmit and receive operations. The BRG reload register is automatically configured by the auto-baud detector, or it is written by software.

The value in the BRG reload register is calculated as:

$$\text{BAUD RELOAD VALUE} = \frac{\text{SYSTEM CLOCK}}{\text{BAUD RATE}} \times 8$$

Bit	Description (Continued)
[5:4]	<b>Reserved</b> These bits are reserved and must be programmed to 00.
[3] CRCEN	<b>CRC Enable</b> If this bit is set, a CRC is appended to the end of each debug command. Clearing this bit will disable transmission of the CRC. 0 = CRC disabled 1 = CRC enabled
[2] UARTEN	<b>UART Enable</b> This bit is used to enable or disable the UART. This bit is ignored when OCDEN is set. 0 = UART Disabled. 1 = UART Enabled.
[1] ABCHAR	<b>Auto-Baud Character</b> This bit selects the character used during auto-baud detection. This bit cannot be written by the CPU if OCDEN is set. 0 = Auto-baud character to be measured is 80h. 1 = Auto-baud character to be measured is 0Dh.
[0] ABSRCH	<b>Auto-Baud Search Mode</b> This bit enables auto-baud search mode. When this bit is set, the next character received is measured to set the Baud Rate Reload register. This bit clears itself to 0 after the reload register has been written. This bit is automatically set when OCDEN is set if a serial communication error occurs. This bit cannot be written by the CPU if the OCDEN bit is set. 0 = Auto-baud search disabled. 1 = Auto-baud search enabled.

Figure 73 displays the typical current consumption while operating at 3.3 V at 30 °C versus the system clock frequency.



**Figure 73. Typical  $I_{DD}$  Versus System Clock Frequency**





Figure 81. UART Timing without  $\overline{CTS}$

Table 201. UART Timing without  $\overline{CTS}$

Parameter	Description	Delay (ns)	
		Min	Max
$T_1$	$\overline{DE}$ Assertion to TXD Falling Edge (Start) Delay	1 Bit period	1 Bit period + 1 * $X_{IN}$ period
$T_2$	End of Stop Bit(s) to $\overline{DE}$ Deassertion Delay	1 * $X_{IN}$ period	2 * $X_{IN}$ period

## Part Number Suffix Designations



Note: Packages are not available for all memory sizes. See the [Ordering Information](#) section on page 356 for available packages.

## Precharacterization Product

The product represented by this document is newly introduced and Zilog® has not completed the full characterization of the product. The document states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the document might be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery might be uncertain at times, due to start-up yield issues. For more information, please visit [www.zilog.com](http://www.zilog.com).