



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z16vlc2

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search for the following device numbers: KE02Z.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q KE## A FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KE##	Kinetis family	• KE02
А	Key attribute	• Z = M0+ core
FFF	Program flash memory size	 16 = 16 KB 32 = 32 KB 64 = 64 KB
R	Silicon revision	(Blank) = MainA = Revision after main

Table continues on the next page...

Field	Description	Values
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 LC = 32 LQFP (7 mm x 7 mm) LD = 44 LQFP (10 mm x 10 mm) QH = 64 QFP (14 mm x 14 mm) LH = 64 LQFP (10 mm x 10 mm)
CC	Maximum CPU frequency (MHz)	• 2 = 20 MHz
N	Packaging type	R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MKE02Z64VQH2

3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings


Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings


Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass ±100 mA I-test with I_{DD} current limit at 800 mA.
 - I/O pins pass +60/-100 mA I-test with I_{DD} current limit at 1000 mA.
 - Supply groups pass 1.5 V_{ccmax}.
 - RESET pin was only tested with negative I-test due to product conditioning requirement.



 $I_{OH}(mA)$


Figure 1. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)



 $I_{OH}(mA)$


Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016



 $I_{OL}(mA)$

Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) ($V_{DD} = 5 \text{ V}$)




 $I_{OL}(mA)$

Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)


KE02 Sub-Family Data Sheet, Rev. 5, 07/2016

13



 $I_{OL}(mA)$

Figure 7. Typical V_{OL} Vs. I_{OL} (high drive strength) ($V_{DD} = 5 \text{ V}$)



 $I_{OL}(mA)$

Figure 8. Typical V_{OL} Vs. I_{OL} (high drive strength) ($V_{DD} = 3 \text{ V}$)

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 5. Supply current characteristics

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Run supply current FEI	RI _{DD}	20/20 MHz	5	6.7	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from flash		10/10 MHz		4.5	_		
	enabled, full from flash		1/1 MHz		1.5	_		
С			20/20 MHz	3	6.6	_		
С			10/10 MHz		4.4	_		
			1/1 MHz		1.45	_		
С	Run supply current FEI	RI _{DD}	20/20 MHz	5	5.3	_	mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from flash		10/10 MHz		3.7	_		
	disabled, full from flash		1/1 MHz		1.5	_		
С			20/20 MHz	3	5.3	_		
С			10/10 MHz		3.7	_		
			1/1 MHz		1.4	_		
Р	Run supply current FBE	RI _{DD}	20/20 MHz	5	9	14.8	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from RAM		10/10 MHz		5.2	_		
	enabled, full from Fizivi		1/1 MHz		1.45	_		
Р			20/20 MHz	3	8.8	11.8		
С			10/10 MHz		5.1	_		
			1/1 MHz		1.4	_		
Р	Run supply current FBE	RI _{DD}	20/20 MHz	5	8	12.3	mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from RAM		10/10 MHz		4.4	_		
	disabled, full from Fiziki		1/1 MHz		1.35	_		
Р			20/20 MHz	3	7.8	9.2		
С			10/10 MHz		4.2	_		
			1/1 MHz		1.3	_		
Р	Wait mode current FEI	WI _{DD}	20/20 MHz	5	5.5	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled		20/10 MHz		3.5	_		
	Chabled		1/1 MHz		1.4	_		
С			20/20 MHz	3	5.4	_		
			10/10 MHz		3.4	_		
			1/1 MHz		1.4	_		
Р	Stop mode supply current	SI _{DD}	_	5	2	85	μA	–40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) ³		_	3	1.9	80		–40 to 105 °C

Table continues on the next page...

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.




Figure 10. KBIPx timing

5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

С	Function	Symbol	Min	Max	Unit
D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
D	External clock period	t _{TCLK}	4	_	t _{cyc}
D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 8. FTM input timing




Figure 11. Timer external clock

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016

Peripheral operating requirements and behaviors

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and P_D and P_D are obtained by solving the above equations iteratively for any value of P_D .

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 SWD electricals

Table 11. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	20	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 13. Serial wire clock input timing

Peripheral operating requirements and behaviors

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

Num	С	С	haracteristic	Symbol	Min	Typical ¹	Max	Unit
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}	_	1000	_	ms
	С	time low range = 32.768 kHz	Low range, high gain		_	800	_	ms
	С	crystal; High	High range, low power	t _{CSTH}	_	3	_	ms
	С	range = 20 MHz crystal ^{4,5}	High range, high gain		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	Р	Internal referenc	e clock (IRC) frequency trim range	f _{int_t}	31.25	_	39.0625	kHz
9	Р	Internal reference clock frequency, factory trimmed	T = 25 °C, V _{DD} = 5 V	f _{int_ft}	_	31.25	_	kHz
10	Р	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f _{dco}	16	_	20	MHz
11	Р	Factory trimmed internal oscillator accuracy	T = 25 °C, V _{DD} = 5 V	Δf _{int_ft}	-0.5	_	0.5	%
12	С	Deviation of IRC over	Over temperature range from -40 °C to 105°C	∆f _{int_t}	-1	_	0.5	%
		temperature when trimmed at T = 25 °C, V _{DD} = 5 V	Over temperature range from 0 °C to 105°C	Δf _{int_t}	-0.5	_	0.5	
13	С	Frequency accuracy of	Over temperature range from -40 °C to 105°C	Δf_{dco_ft}	-1.5	_	1	%
		DCO output using factory trim value	Over temperature range from 0 °C to 105°C	Δf _{dco_ft}	-1	_	1	
14	С	FLL a	cquisition time ^{4,6}	t _{Acquire}	_	_	2	ms
15	С		ter of DCO output clock d over 2 ms interval) ⁷	C _{Jitter}	_	0.02	0.2	%f _{dco}

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- 3. Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

23




Figure 15. Typical crystal or resonator circuit

6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 13. Flash and EEPROM characteristics

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase –40 °C to 105 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	_	_	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	_	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	_	_	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	_	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	_	_	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms

Table continues on the next page...

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016

Peripheral operating requirements and behaviors

Table 13. Flash and EEPROM characteristics (continued)

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	_	_	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to $T_H = -40$ °C to 105 °C	n _{FLPE}	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C	n _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

- 1. Minimum times are based on maximum $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$
- 2. Typical times are based on typical $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$
- 3. Maximum times are based on typical $f_{\mbox{\scriptsize NVMOP}}$ and typical $f_{\mbox{\scriptsize NVMBUS}}$ plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

6.4 Analog

6.4.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Reference	• Low	V _{REFL}	V_{SSA}	_	V_{SSA}	V	_
potential	• High	V _{REFH}	V_{DDA}	_	V_{DDA}		
Supply	Absolute	V_{DDA}	2.7	_	5.5	V	_
voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	ΔV_{DDA}	-100	0	+100	mV	_
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA})	ΔV _{SSA}	-100	0	+100	mV	_
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	_
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	_

Table continues on the next page...

Peripheral operating requirements and behaviors

Table 15. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	_	μΑ
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	_	μΑ
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μА
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode ³	Т	E _{TUE}	_	±3.6	_	LSB ⁴
Error ²	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	Т		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB ⁴
Liniarity	10-bit mode ⁵	Р		_	±0.25	±0.5	_
	8-bit mode ⁵	Т		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode ³	Т	INL	_	±1.0	_	LSB ⁴
	10-bit mode	Т		_	±0.3	±0.5	_
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error ⁶	12-bit mode	С	E _{ZS}	_	±2.0	_	LSB ⁴
	10-bit mode	Р		_	±0.25	±1.0	
	8-bit mode	Т		_	±0.65	±1.0	
Full-scale error ⁷	12-bit mode	Т	E _{FS}	_	±2.5	_	LSB ⁴
	10-bit mode	T			±0.5	±1.0	

Table continues on the next page...

Table 15. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB ⁴
Input leakage error ⁸	all modes	D	E _{IL}		I _{In} * R _{AS}		mV
Temp sensor slope	-40 °C–25 °C	D	m	_	3.266	_	mV/°C
	25 °C–125 °C			_	3.638	_	
Temp sensor voltage	25 °C	D	V _{TEMP25}	_	1.396	_	V

- 1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Includes quantization
- 3. This parameter is valid for the temperature range of 25 $^{\circ}$ C to 50 $^{\circ}$ C.
- 4. $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 6. $V_{ADIN} = V_{SSA}$
- 7. $V_{ADIN} = V_{DDA}$
- 8. I_{In} = leakage current (refer to DC characteristics)

6.4.2 Analog comparator (ACMP) electricals

Table 16. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DDA}	2.7	_	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	_	10	20	μΑ
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	_	V_{DDA}	V
Р	Analog input offset voltage	V _{AIO}	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H	_	20	30	mV
Т	Supply current (Off mode)	I _{DDAOFF}	_	60	_	nA
С	Propagation Delay	t _D	_	0.4	1	μs

6.5 Communication interfaces

6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for

Dimensions




Figure 19. SPI slave mode timing (CPHA = 0)




Figure 20. SPI slave mode timing (CPHA=1)

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W
64-pin QFP	98ASB42844B
64-pin LQFP	98ASS23234W

8 Pinout

8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 19. Pin availability by package pin-count


	Pin Number	1	Lowest Priority <> Highest					
64-QFP/ LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
1	1	1	PTD1 ¹	KBI1_P1	FTM2_CH3	SPI1_MOSI	_	
2	2	2	PTD0 ¹	KBI1_P0	FTM2_CH2	SPI1_SCK	_	
3	_	_	PTH7	_	_	_	_	
4	_	_	PTH6	_	_	_	_	
5	3	_	PTE7	_	FTM2_CLK	_	FTM1_CH1	
6	4	_	PTH2	_	BUSOUT	_	FTM1_CH0	
7	5	3	_	_	_	_	VDD	
8	6	4	_	_	_	VDDA	VREFH ²	
9	7	5	_	_	_	_	VREFL	
10	8	6	_	_	_	VSSA	VSS ³	
11	9	7	PTB7	_	I2C0_SCL	_	EXTAL	
12	10	8	PTB6	_	I2C0_SDA	_	XTAL	
13	11	_	_	_	_	_	VSS	
14	_	_	PTH1 ¹	_	FTM2_CH1	_	_	
15	_	_	PTH0 ¹	_	FTM2_CH0	_	_	
16	_	_	PTE6	_	_	_	_	
17	_	_	PTE5	_	_	_	_	
18	12	9	PTB5 ¹	FTM2_CH5	SPI0_PCS0	ACMP1_OUT		

Table continues on the next page...

Table 19. Pin availability by package pin-count (continued)

	Pin Number			Lowest Priority <> Highest					
64-QFP/ LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
19	13	10	PTB4 ¹	FTM2_CH4	SPI0_MISO	NMI	ACMP1_IN2		
20	14	11	PTC3	FTM2_CH3	_	_	ADC0_SE11		
21	15	12	PTC2	FTM2_CH2	_	_	ADC0_SE10		
22	16	_	PTD7	KBI1_P7	UART2_TX	_	_		
23	17	_	PTD6	KBI1_P6	UART2_RX	_	_		
24	18	_	PTD5	KBI1_P5	_	_	_		
25	19	13	PTC1	_	FTM2_CH1	_	ADC0_SE9		
26	20	14	PTC0	_	FTM2_CH0	_	ADC0_SE8		
27	_	_	PTF7	_	_	_	ADC0_SE15		
28	_	_	PTF6	_	_	_	ADC0_SE14		
29	_	_	PTF5	_	_	_	ADC0_SE13		
30	_	_	PTF4	_	_	_	ADC0_SE12		
31	21	15	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1	ADC0_SE7		
32	22	16	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ADC0_SE6		
33	23	17	PTB1	KBI0_P5	UART0_TX	_	ADC0_SE5		
34	24	18	PTB0	KBI0_P4	UART0_RX	_	ADC0_SE4		
35	_	_	PTF3	_	_	_	_		
36	_	_	PTF2	_	_	_	_		
37	25	19	PTA7	_	FTM2_FLT2	ACMP1_IN1	ADC0_SE3		
38	26	20	PTA6	_	FTM2_FLT1	ACMP1_IN0	ADC0_SE2		
39	_	_	PTE4	_	_	_	_		
40	27	_	_	_	_	_	VSS		
41	28	_	_	_	_	_	VDD		
42	_	_	PTF1	_	_	_	_		
43	_	_	PTF0	_	_	_	_		
44	29	_	PTD4	KBI1_P4	_	_	_		
45	30	21	PTD3	KBI1_P3	SPI1_PCS0	_	_		
46	31	22	PTD2	KBI1_P2	SPI1_MISO	_	_		
47	32	23	PTA3 ⁴	KBI0_P3	UART0_TX	I2C0_SCL	_		
48	33	24	PTA2 ⁴	KBI0_P2	UART0_RX	I2C0_SDA	_		
49	34	25	PTA1	KBI0_P1	FTM0_CH1	ACMP0_IN1	ADC0_SE1		
50	35	26	PTA0	KBI0_P0	FTM0_CH0	ACMP0_IN0	ADC0_SE0		
51	36	27	PTC7	_	UART1_TX	_	_		
52	37	28	PTC6	_	UART1_RX	_	_		
53	_	_	PTE3	_	SPI0_PCS0	_	_		
54	38	_	PTE2	_	SPI0_MISO	_	_		
55	_	_	PTG3	_	_	_	_		
56	_	_	PTG2	_	_	_	_		


Table continues on the next page...



Pins in **bold** are not available on less pin-count packages.

- High source/sink current pins
 True open drain pins


Figure 21. 64-pin QFP/LQFP packages



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 22. 44-pin LQFP package



- 1. High source/sink current pins
- 2. True open drain pins

Figure 23. 32-pin LQFP package

9 Revision history

The following table provides a revision history for this document.

Table 20. Revision history

Rev. No.	Date	Substantial Changes
3	07/2013	Initial public release.
4	10/2014	 Updated all the V_{DDAD} to V_{DDA}, V_{SSAD} to V_{SSA} Updated the features of OSC, ICS, UART, KBI and ADC in the front page Updated I_{LAT} and V_{CDM} in the ESD handling ratings Added V_{IN} and removed V_{DIO}, V_{AIO} in the Voltage and current operating ratings Updated DC characteristics Added the item of ACMP adder to Stop and a note to the Max. in Supply current characteristics Added EMC radiated emissions operating behaviors Added f_{Sys} and a note to t_{IHIL} in the Control timing Added a new section of Thermal operating requirements Updated J1, J10 and J11 in the SWD electricals Updated External oscillator (OSC) and ICS characteristics Added reference potential and a note to the E_{TUE} and E_{ZS} in ADC characteristics Updated SPI switching specifications
5	07/2016	 Updated the Typical value of E_{TUE} in 12-bit mode and added a note to the 12-bit mode of E_{TUE} and INL in the ADC characteristics.

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2016 NXP B.V.

Document Number MKE02P64M20SF0 Revision 5, 07/2016



