




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                        |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 20MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                       |
| Peripherals                | LVD, PWM, WDT                                                                                                                                           |
| Number of I/O              | 37                                                                                                                                                      |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | 256 x 8                                                                                                                                                 |
| RAM Size                   | 2K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                             |
| Data Converters            | A/D 16x12b; D/A 2x6b                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 44-LQFP                                                                                                                                                 |
| Supplier Device Package    | 44-LQFP (10x10)                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z16vld2">https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z16vld2</a> |

# Table of Contents

|                                                 |    |                                                            |    |
|-------------------------------------------------|----|------------------------------------------------------------|----|
| 1 Ordering parts.....                           | 4  | 5.2.2 FTM module timing.....                               | 17 |
| 1.1 Determining valid orderable parts.....      | 4  | 5.3 Thermal specifications.....                            | 18 |
| 2 Part identification.....                      | 4  | 5.3.1 Thermal operating requirements.....                  | 18 |
| 2.1 Description.....                            | 4  | 5.3.2 Thermal characteristics.....                         | 18 |
| 2.2 Format.....                                 | 4  | 6 Peripheral operating requirements and behaviors.....     | 20 |
| 2.3 Fields.....                                 | 4  | 6.1 Core modules.....                                      | 20 |
| 2.4 Example.....                                | 5  | 6.1.1 SWD electricals .....                                | 20 |
| 3 Parameter classification.....                 | 5  | 6.2 External oscillator (OSC) and ICS characteristics..... | 21 |
| 4 Ratings.....                                  | 6  | 6.3 NVM specifications.....                                | 23 |
| 4.1 Thermal handling ratings.....               | 6  | 6.4 Analog.....                                            | 24 |
| 4.2 Moisture handling ratings.....              | 6  | 6.4.1 ADC characteristics.....                             | 24 |
| 4.3 ESD handling ratings.....                   | 6  | 6.4.2 Analog comparator (ACMP) electricals.....            | 27 |
| 4.4 Voltage and current operating ratings.....  | 7  | 6.5 Communication interfaces.....                          | 27 |
| 5 General.....                                  | 7  | 6.5.1 SPI switching specifications.....                    | 27 |
| 5.1 Nonswitching electrical specifications..... | 7  | 7 Dimensions.....                                          | 30 |
| 5.1.1 DC characteristics.....                   | 7  | 7.1 Obtaining package dimensions.....                      | 30 |
| 5.1.2 Supply current characteristics.....       | 14 | 8 Pinout.....                                              | 31 |
| 5.1.3 EMC performance.....                      | 15 | 8.1 Signal multiplexing and pin assignments.....           | 31 |
| 5.2 Switching specifications.....               | 16 | 8.2 Device pin assignment.....                             | 33 |
| 5.2.1 Control timing.....                       | 16 | 9 Revision history.....                                    | 35 |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [nxp.com](http://nxp.com) and perform a part number search for the following device numbers: KE02Z.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q KE## A FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description               | Values                                                                                                                       |
|-------|---------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status      | <ul style="list-style-type: none"> <li>• M = Fully qualified, general market flow</li> <li>• P = Prequalification</li> </ul> |
| KE##  | Kinetis family            | <ul style="list-style-type: none"> <li>• KE02</li> </ul>                                                                     |
| A     | Key attribute             | <ul style="list-style-type: none"> <li>• Z = M0+ core</li> </ul>                                                             |
| FFF   | Program flash memory size | <ul style="list-style-type: none"> <li>• 16 = 16 KB</li> <li>• 32 = 32 KB</li> <li>• 64 = 64 KB</li> </ul>                   |
| R     | Silicon revision          | <ul style="list-style-type: none"> <li>• (Blank) = Main</li> <li>• A = Revision after main</li> </ul>                        |

*Table continues on the next page...*

**Table 3. DC characteristics (continued)**

| Symbol        | C | Descriptions                             |                                                                          |                                       | Min                  | Typical <sup>1</sup> | Max                  | Unit       |
|---------------|---|------------------------------------------|--------------------------------------------------------------------------|---------------------------------------|----------------------|----------------------|----------------------|------------|
| $V_{OH}$      | P | Output high voltage                      | All I/O pins, except PTA2 and PTA3, standard-drive strength              | 5 V, $I_{load} = -5$ mA               | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = -2.5$ mA             | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | P |                                          | High current drive pins, high-drive strength <sup>2</sup>                | 5 V, $I_{load} = -20$ mA              | $V_{DD} - 0.8$       | —                    | —                    | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = -10$ mA              | $V_{DD} - 0.8$       | —                    | —                    | V          |
| $I_{OHT}$     | D | Output high current                      | Max total $I_{OH}$ for all ports                                         | 5 V                                   | —                    | —                    | -100                 | mA         |
|               |   |                                          |                                                                          | 3 V                                   | —                    | —                    | -60                  |            |
| $V_{OL}$      | P | Output low voltage                       | All I/O pins, standard-drive strength                                    | 5 V, $I_{load} = 5$ mA                | —                    | —                    | 0.8                  | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = 2.5$ mA              | —                    | —                    | 0.8                  | V          |
|               | P |                                          | High current drive pins, high-drive strength <sup>2</sup>                | 5 V, $I_{load} = 20$ mA               | —                    | —                    | 0.8                  | V          |
|               | C |                                          |                                                                          | 3 V, $I_{load} = 10$ mA               | —                    | —                    | 0.8                  | V          |
| $I_{OLT}$     | D | Output low current                       | Max total $I_{OL}$ for all ports                                         | 5 V                                   | —                    | —                    | 100                  | mA         |
|               |   |                                          |                                                                          | 3 V                                   | —                    | —                    | 60                   |            |
| $V_{IH}$      | P | Input high voltage                       | All digital inputs                                                       | $4.5 \leq V_{DD} < 5.5$ V             | $0.65 \times V_{DD}$ | —                    | —                    | V          |
|               |   |                                          |                                                                          | $2.7 \leq V_{DD} < 4.5$ V             | $0.70 \times V_{DD}$ | —                    | —                    |            |
| $V_{IL}$      | P | Input low voltage                        | All digital inputs                                                       | $4.5 \leq V_{DD} < 5.5$ V             | —                    | —                    | $0.35 \times V_{DD}$ | V          |
|               |   |                                          |                                                                          | $2.7 \leq V_{DD} < 4.5$ V             | —                    | —                    | $0.30 \times V_{DD}$ |            |
| $V_{hys}$     | C | Input hysteresis                         | All digital inputs                                                       | —                                     | $0.06 \times V_{DD}$ | —                    | —                    | mV         |
| $ I_{In} $    | P | Input leakage current                    | Per pin (pins in high impedance input mode)                              | $V_{IN} = V_{DD}$ or $V_{SS}$         | —                    | 0.1                  | 1                    | $\mu$ A    |
| $ I_{INTOT} $ | C | Total leakage combined for all port pins | Pins in high impedance input mode                                        | $V_{IN} = V_{DD}$ or $V_{SS}$         | —                    | —                    | 2                    | $\mu$ A    |
| $R_{PU}$      | P | Pullup resistors                         | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | —                                     | 30.0                 | —                    | 50.0                 | k $\Omega$ |
| $R_{PU}^3$    | P | Pullup resistors                         | PTA2 and PTA3 pins                                                       | —                                     | 30.0                 | —                    | 60.0                 | k $\Omega$ |
| $I_{IC}$      | D | DC injection current <sup>4, 5, 6</sup>  | Single pin limit                                                         | $V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$ | -2                   | —                    | 2                    | mA         |
|               |   |                                          | Total MCU limit, includes sum of all stressed pins                       |                                       | -5                   | —                    | 25                   |            |
| $C_{in}$      | C | Input capacitance, all pins              |                                                                          | —                                     | —                    | —                    | 7                    | pF         |
| $V_{RAM}$     | C | RAM retention voltage                    |                                                                          | —                                     | 2.0                  | —                    | —                    | V          |

1. Typical values are measured at 25 °C. Characterized, not tested.

2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.




Figure 5. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 6. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 7. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)




Figure 8. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 3$  V)

**Table 5. Supply current characteristics (continued)**

| C | Parameter                                                | Symbol | Core/Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup>                             | Max <sup>2</sup> | Unit | Temp          |
|---|----------------------------------------------------------|--------|---------------|---------------------|--------------------------------------------------|------------------|------|---------------|
| C | ADC adder to Stop<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 | —      | —             | 5                   | 86 (64-, 44-pin packages)<br>42 (32-pin package) | —                | μA   | –40 to 105 °C |
| C | MODE = 10B<br>ADICLK = 11B                               | —      | —             | 3                   | 82 (64-, 44-pin packages)<br>41 (32-pin package) | —                |      |               |
| C | ACMP adder to Stop                                       | —      | —             | 5                   | 12                                               | —                | μA   | –40 to 105 °C |
| C |                                                          |        |               | 3                   | 12                                               | —                |      |               |
| C | LVD adder to stop <sup>4</sup>                           | —      | —             | 5                   | 128                                              | —                | μA   | –40 to 105 °C |
| C |                                                          |        |               | 3                   | 124                                              | —                |      |               |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. The Max current is observed at high temperature of 105 °C.

3. RTC adder causes I<sub>DD</sub> to increase typically by less than 1 μA; RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on [nxp.com](http://nxp.com) for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems




Figure 12. Timer input capture pulse

## 5.3 Thermal specifications

### 5.3.1 Thermal operating requirements

Table 9. Thermal operating requirements

| Symbol | Description              | Min. | Max. | Unit | Notes |
|--------|--------------------------|------|------|------|-------|
| $T_J$  | Die junction temperature | -40  | 125  | °C   |       |
| $T_A$  | Ambient temperature      | -40  | 105  | °C   | 1     |

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + \theta_{JA} \times \text{chip power dissipation}$

### 5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Table 10. Thermal attributes

| Board type        | Symbol          | Description                                                  | 64 LQFP | 64 QFP | 44 LQFP | 32 LQFP | Unit | Notes |
|-------------------|-----------------|--------------------------------------------------------------|---------|--------|---------|---------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 71      | 61     | 75      | 86      | °C/W | 1, 2  |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (natural convection) | 53      | 47     | 53      | 57      | °C/W | 1, 3  |

Table continues on the next page...

**Table 10. Thermal attributes (continued)**

| Board type        | Symbol           | Description                                                                                     | 64 LQFP | 64 QFP | 44 LQFP | 32 LQFP | Unit | Notes |
|-------------------|------------------|-------------------------------------------------------------------------------------------------|---------|--------|---------|---------|------|-------|
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 59      | 50     | 62      | 72      | °C/W | 1, 3  |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 46      | 41     | 47      | 51      | °C/W | 1, 3  |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board                                                           | 35      | 32     | 34      | 33      | °C/W | 4     |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case                                                            | 20      | 23     | 20      | 24      | °C/W | 5     |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 5       | 8      | 5       | 6       | °C/W | 6     |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

$P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273 \text{ °C})$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2$$

where  $K$  is a constant pertaining to the particular part.  $K$  can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 SWD electricals

Table 11. SWD full voltage range electricals

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 2.7  | 5.5  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 20   | MHz  |
| J2     | SWD_CLK cycle period                                                                               | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul>      | 20   | —    | ns   |
| J4     | SWD_CLK rise and fall times                                                                        | —    | 3    | ns   |
| J9     | SWD_DIO input data setup time to SWD_CLK rise                                                      | 10   | —    | ns   |
| J10    | SWD_DIO input data hold time after SWD_CLK rise                                                    | 3    | —    | ns   |
| J11    | SWD_CLK high to SWD_DIO data valid                                                                 | —    | 35   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z                                                                     | 5    | —    | ns   |




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

## 6.2 External oscillator (OSC) and ICS characteristics

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)

| Num | C | Characteristic                   |                                            | Symbol   | Min                   | Typical <sup>1</sup> | Max     | Unit |
|-----|---|----------------------------------|--------------------------------------------|----------|-----------------------|----------------------|---------|------|
| 1   | C | Crystal or resonator frequency   | Low range (RANGE = 0)                      | $f_{lo}$ | 31.25                 | 32.768               | 39.0625 | kHz  |
|     | C |                                  | High range (RANGE = 1)                     | $f_{hi}$ | 4                     | —                    | 20      | MHz  |
| 2   | D | Load capacitors                  |                                            | C1, C2   | See Note <sup>2</sup> |                      |         |      |
| 3   | D | Feedback resistor                | Low Frequency, Low-Power Mode <sup>3</sup> | $R_F$    | —                     | —                    | —       | MΩ   |
|     |   |                                  | Low Frequency, High-Gain Mode              |          | —                     | 10                   | —       | MΩ   |
|     |   |                                  | High Frequency, Low-Power Mode             |          | —                     | 1                    | —       | MΩ   |
|     |   |                                  | High Frequency, High-Gain Mode             |          | —                     | 1                    | —       | MΩ   |
| 4   | D | Series resistor - Low Frequency  | Low-Power Mode <sup>3</sup>                | $R_S$    | —                     | 0                    | —       | kΩ   |
|     |   |                                  | High-Gain Mode                             |          | —                     | 200                  | —       | kΩ   |
| 5   | D | Series resistor - High Frequency | Low-Power Mode <sup>3</sup>                | $R_S$    | —                     | 0                    | —       | kΩ   |

Table continues on the next page...

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

| Num | C | Characteristic                                                                                   |                                                            | Symbol               | Min   | Typical <sup>1</sup> | Max     | Unit        |
|-----|---|--------------------------------------------------------------------------------------------------|------------------------------------------------------------|----------------------|-------|----------------------|---------|-------------|
|     | D | Series resistor - High Frequency, High-Gain Mode                                                 | 4 MHz                                                      |                      | —     | 0                    | —       | kΩ          |
|     | D |                                                                                                  | 8 MHz                                                      |                      | —     | 0                    | —       | kΩ          |
|     | D |                                                                                                  | 16 MHz                                                     |                      | —     | 0                    | —       | kΩ          |
| 6   | C | Crystal start-up time low range = 32.768 kHz crystal; High range = 20 MHz crystal <sup>4,5</sup> | Low range, low power                                       | $t_{CSTL}$           | —     | 1000                 | —       | ms          |
|     | C |                                                                                                  | Low range, high gain                                       |                      | —     | 800                  | —       | ms          |
|     | C |                                                                                                  | High range, low power                                      | $t_{CSTH}$           | —     | 3                    | —       | ms          |
|     | C |                                                                                                  | High range, high gain                                      |                      | —     | 1.5                  | —       | ms          |
| 7   | T | Internal reference start-up time                                                                 |                                                            | $t_{IRST}$           | —     | 20                   | 50      | μs          |
| 8   | P | Internal reference clock (IRC) frequency trim range                                              |                                                            | $f_{int\_t}$         | 31.25 | —                    | 39.0625 | kHz         |
| 9   | P | Internal reference clock frequency, factory trimmed                                              | T = 25 °C, $V_{DD} = 5\text{ V}$                           | $f_{int\_ft}$        | —     | 31.25                | —       | kHz         |
| 10  | P | DCO output frequency range                                                                       | FLL reference = $f_{int\_t}$ , $f_{lo}$ , or $f_{hi}/RDIV$ | $f_{dco}$            | 16    | —                    | 20      | MHz         |
| 11  | P | Factory trimmed internal oscillator accuracy                                                     | T = 25 °C, $V_{DD} = 5\text{ V}$                           | $\Delta f_{int\_ft}$ | -0.5  | —                    | 0.5     | %           |
| 12  | C | Deviation of IRC over temperature when trimmed at T = 25 °C, $V_{DD} = 5\text{ V}$               | Over temperature range from -40 °C to 105 °C               | $\Delta f_{int\_t}$  | -1    | —                    | 0.5     | %           |
|     |   |                                                                                                  | Over temperature range from 0 °C to 105 °C                 | $\Delta f_{int\_t}$  | -0.5  | —                    | 0.5     |             |
| 13  | C | Frequency accuracy of DCO output using factory trim value                                        | Over temperature range from -40 °C to 105 °C               | $\Delta f_{dco\_ft}$ | -1.5  | —                    | 1       | %           |
|     |   |                                                                                                  | Over temperature range from 0 °C to 105 °C                 | $\Delta f_{dco\_ft}$ | -1    | —                    | 1       |             |
| 14  | C | FLL acquisition time <sup>4,6</sup>                                                              |                                                            | $t_{Acquire}$        | —     | —                    | 2       | ms          |
| 15  | C | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>7</sup>                  |                                                            | $C_{Jitter}$         | —     | 0.02                 | 0.2     | % $f_{dco}$ |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. See crystal or resonator manufacturer's recommendation.
3. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
4. This parameter is characterized and not tested on each device.
5. Proper PC board layout procedures must be followed to achieve specifications.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

## 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 13. Flash and EEPROM characteristics

| C | Characteristic                                    | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---------------------------------------------------|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase –40 °C to 105 °C | $V_{\text{prog/erase}}$ | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation                 | $V_{\text{Read}}$       | 2.7              | —                    | 5.5              | V                 |
| D | NVM Bus frequency                                 | $f_{\text{NVMBUS}}$     | 1                | —                    | 25               | MHz               |
| D | NVM Operating frequency                           | $f_{\text{NVMOP}}$      | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks                           | $t_{\text{VFYALL}}$     | —                | —                    | 17338            | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Block                          | $t_{\text{RD1BLK}}$     | —                | —                    | 16913            | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Block                         | $t_{\text{RD1BLK}}$     | —                | —                    | 810              | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Section                        | $t_{\text{RD1SEC}}$     | —                | —                    | 484              | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Section                       | $t_{\text{DRD1SEC}}$    | —                | —                    | 555              | $t_{\text{cyc}}$  |
| D | Read Once                                         | $t_{\text{RDONCE}}$     | —                | —                    | 450              | $t_{\text{cyc}}$  |
| D | Program Flash (2 word)                            | $t_{\text{PGM2}}$       | 0.12             | 0.12                 | 0.29             | ms                |
| D | Program Flash (4 word)                            | $t_{\text{PGM4}}$       | 0.20             | 0.21                 | 0.46             | ms                |
| D | Program Once                                      | $t_{\text{PGMONCE}}$    | 0.20             | 0.21                 | 0.21             | ms                |
| D | Program EEPROM (1 Byte)                           | $t_{\text{DPGM1}}$      | 0.10             | 0.10                 | 0.27             | ms                |
| D | Program EEPROM (2 Byte)                           | $t_{\text{DPGM2}}$      | 0.17             | 0.18                 | 0.43             | ms                |
| D | Program EEPROM (3 Byte)                           | $t_{\text{DPGM3}}$      | 0.25             | 0.26                 | 0.60             | ms                |
| D | Program EEPROM (4 Byte)                           | $t_{\text{DPGM4}}$      | 0.32             | 0.33                 | 0.77             | ms                |
| D | Erase All Blocks                                  | $t_{\text{ERSALL}}$     | 96.01            | 100.78               | 101.49           | ms                |
| D | Erase Flash Block                                 | $t_{\text{ERSBLK}}$     | 95.98            | 100.75               | 101.44           | ms                |

Table continues on the next page...

**Table 13. Flash and EEPROM characteristics  
(continued)**

| C | Characteristic                                                                                                         | Symbol       | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|------------------------------------------------------------------------------------------------------------------------|--------------|------------------|----------------------|------------------|-------------------|
| D | Erase Flash Sector                                                                                                     | $t_{ERSPG}$  | 19.10            | 20.05                | 20.08            | ms                |
| D | Erase EEPROM Sector                                                                                                    | $t_{DERSPG}$ | 4.81             | 5.05                 | 20.57            | ms                |
| D | Unsecure Flash                                                                                                         | $t_{UNSECU}$ | 96.01            | 100.78               | 101.48           | ms                |
| D | Verify Backdoor Access Key                                                                                             | $t_{VFYKEY}$ | —                | —                    | 464              | $t_{cyc}$         |
| D | Set User Margin Level                                                                                                  | $t_{MLOADU}$ | —                | —                    | 407              | $t_{cyc}$         |
| C | FLASH Program/erase endurance $T_L$ to $T_H = -40\text{ °C}$ to $105\text{ °C}$                                        | $n_{FLPE}$   | 10 k             | 100 k                | —                | Cycles            |
| C | EEPROM Program/erase endurance $T_L$ to $T_H = -40\text{ °C}$ to $105\text{ °C}$                                       | $n_{FLPE}$   | 50 k             | 500 k                | —                | Cycles            |
| C | Data retention at an average junction temperature of $T_{Javg} = 85\text{ °C}$ after up to 10,000 program/erase cycles | $t_{D\_ret}$ | 15               | 100                  | —                | years             |

1. Minimum times are based on maximum  $f_{NVMOP}$  and maximum  $f_{NVMBUS}$
2. Typical times are based on typical  $f_{NVMOP}$  and maximum  $f_{NVMBUS}$
3. Maximum times are based on typical  $f_{NVMOP}$  and typical  $f_{NVMBUS}$  plus aging
4.  $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 6.4 Analog

### 6.4.1 ADC characteristics

**Table 14. 5 V 12-bit ADC operating conditions**

| Characteristic      | Conditions                               | Symbol           | Min        | Typ <sup>1</sup> | Max        | Unit | Comment |
|---------------------|------------------------------------------|------------------|------------|------------------|------------|------|---------|
| Reference potential | • Low                                    | $V_{REFL}$       | $V_{SSA}$  | —                | $V_{SSA}$  | V    | —       |
|                     | • High                                   | $V_{REFH}$       | $V_{DDA}$  | —                | $V_{DDA}$  |      |         |
| Supply voltage      | Absolute                                 | $V_{DDA}$        | 2.7        | —                | 5.5        | V    | —       |
|                     | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ ) | $\Delta V_{DDA}$ | -100       | 0                | +100       | mV   | —       |
| Ground voltage      | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ ) | $\Delta V_{SSA}$ | -100       | 0                | +100       | mV   | —       |
| Input voltage       |                                          | $V_{ADIN}$       | $V_{REFL}$ | —                | $V_{REFH}$ | V    | —       |
| Input capacitance   |                                          | $C_{ADIN}$       | —          | 4.5              | 5.5        | pF   | —       |

Table continues on the next page...

**Table 15. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Characteristic                   | Conditions    | C | Symbol       | Min               | Typ <sup>1</sup> | Max  | Unit             |
|----------------------------------|---------------|---|--------------|-------------------|------------------|------|------------------|
|                                  | 8-bit mode    | T |              | —                 | ±0.5             | ±1.0 |                  |
| Quantization error               | ≤12 bit modes | D | $E_Q$        | —                 | —                | ±0.5 | LSB <sup>4</sup> |
| Input leakage error <sup>8</sup> | all modes     | D | $E_{IL}$     | $I_{in} * R_{AS}$ |                  |      | mV               |
| Temp sensor slope                | -40 °C–25 °C  | D | m            | —                 | 3.266            | —    | mV/°C            |
|                                  | 25 °C–125 °C  |   |              | —                 | 3.638            | —    |                  |
| Temp sensor voltage              | 25 °C         | D | $V_{TEMP25}$ | —                 | 1.396            | —    | V                |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization
3. This parameter is valid for the temperature range of 25 °C to 50 °C.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
6.  $V_{ADIN} = V_{SSA}$
7.  $V_{ADIN} = V_{DDA}$
8.  $I_{in}$  = leakage current (refer to DC characteristics)

## 6.4.2 Analog comparator (ACMP) electricals


**Table 16. Comparator electrical specifications**

| C | Characteristic                        | Symbol       | Min            | Typical | Max       | Unit |
|---|---------------------------------------|--------------|----------------|---------|-----------|------|
| D | Supply voltage                        | $V_{DDA}$    | 2.7            | —       | 5.5       | V    |
| T | Supply current (Operation mode)       | $I_{DDA}$    | —              | 10      | 20        | μA   |
| D | Analog input voltage                  | $V_{AIN}$    | $V_{SS} - 0.3$ | —       | $V_{DDA}$ | V    |
| P | Analog input offset voltage           | $V_{AIO}$    | —              | —       | 40        | mV   |
| C | Analog comparator hysteresis (HYST=0) | $V_H$        | —              | 15      | 20        | mV   |
| C | Analog comparator hysteresis (HYST=1) | $V_H$        | —              | 20      | 30        | mV   |
| T | Supply current (Off mode)             | $I_{DDAOFF}$ | —              | 60      | —         | nA   |
| C | Propagation Delay                     | $t_D$        | —              | 0.4     | 1         | μs   |

## 6.5 Communication interfaces

### 6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for




1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 18. SPI master mode timing (CPHA=1)**


**Table 18. SPI slave mode timing**

| Nu m. | Symbol        | Description                     | Min.               | Max.           | Unit      | Comment                                                                   |
|-------|---------------|---------------------------------|--------------------|----------------|-----------|---------------------------------------------------------------------------|
| 1     | $f_{op}$      | Frequency of operation          | 0                  | $f_{Bus}/4$    | Hz        | $f_{Bus}$ is the bus clock as defined in <a href="#">Control timing</a> . |
| 2     | $t_{SPSCCK}$  | SPSCCK period                   | $4 \times t_{Bus}$ | —              | ns        | $t_{Bus} = 1/f_{Bus}$                                                     |
| 3     | $t_{Lead}$    | Enable lead time                | 1                  | —              | $t_{Bus}$ | —                                                                         |
| 4     | $t_{Lag}$     | Enable lag time                 | 1                  | —              | $t_{Bus}$ | —                                                                         |
| 5     | $t_{WSPSCCK}$ | Clock (SPSCCK) high or low time | $t_{Bus} - 30$     | —              | ns        | —                                                                         |
| 6     | $t_{SU}$      | Data setup time (inputs)        | 15                 | —              | ns        | —                                                                         |
| 7     | $t_{HI}$      | Data hold time (inputs)         | 25                 | —              | ns        | —                                                                         |
| 8     | $t_a$         | Slave access time               | —                  | $t_{Bus}$      | ns        | Time to data active from high-impedance state                             |
| 9     | $t_{dis}$     | Slave MISO disable time         | —                  | $t_{Bus}$      | ns        | Hold time to high-impedance state                                         |
| 10    | $t_v$         | Data valid (after SPSCCK edge)  | —                  | 25             | ns        | —                                                                         |
| 11    | $t_{HO}$      | Data hold time (outputs)        | 0                  | —              | ns        | —                                                                         |
| 12    | $t_{RI}$      | Rise time input                 | —                  | $t_{Bus} - 25$ | ns        | —                                                                         |
|       | $t_{FI}$      | Fall time input                 |                    |                |           |                                                                           |
| 13    | $t_{RO}$      | Rise time output                | —                  | 25             | ns        | —                                                                         |
|       | $t_{FO}$      | Fall time output                |                    |                |           |                                                                           |



NOTE: Not defined

Figure 19. SPI slave mode timing (CPHA = 0)



NOTE: Not defined

Figure 20. SPI slave mode timing (CPHA=1)

## 7 Dimensions


### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

**Table 19. Pin availability by package pin-count (continued)**

| Pin Number      |         |         | Lowest Priority <-- --> Highest |          |           |           |           |
|-----------------|---------|---------|---------------------------------|----------|-----------|-----------|-----------|
| 64-QFP/<br>LQFP | 44-LQFP | 32-LQFP | Port Pin                        | Alt 1    | Alt 2     | Alt 3     | Alt 4     |
| 19              | 13      | 10      | PTB4 <sup>1</sup>               | FTM2_CH4 | SPI0_MISO | NMI       | ACMP1_IN2 |
| 20              | 14      | 11      | PTC3                            | FTM2_CH3 | —         | —         | ADC0_SE11 |
| 21              | 15      | 12      | PTC2                            | FTM2_CH2 | —         | —         | ADC0_SE10 |
| 22              | 16      | —       | PTD7                            | KBI1_P7  | UART2_TX  | —         | —         |
| 23              | 17      | —       | PTD6                            | KBI1_P6  | UART2_RX  | —         | —         |
| 24              | 18      | —       | PTD5                            | KBI1_P5  | —         | —         | —         |
| 25              | 19      | 13      | PTC1                            | —        | FTM2_CH1  | —         | ADC0_SE9  |
| 26              | 20      | 14      | PTC0                            | —        | FTM2_CH0  | —         | ADC0_SE8  |
| 27              | —       | —       | PTF7                            | —        | —         | —         | ADC0_SE15 |
| 28              | —       | —       | PTF6                            | —        | —         | —         | ADC0_SE14 |
| 29              | —       | —       | PTF5                            | —        | —         | —         | ADC0_SE13 |
| 30              | —       | —       | PTF4                            | —        | —         | —         | ADC0_SE12 |
| 31              | 21      | 15      | PTB3                            | KBI0_P7  | SPI0_MOSI | FTM0_CH1  | ADC0_SE7  |
| 32              | 22      | 16      | PTB2                            | KBI0_P6  | SPI0_SCK  | FTM0_CH0  | ADC0_SE6  |
| 33              | 23      | 17      | PTB1                            | KBI0_P5  | UART0_TX  | —         | ADC0_SE5  |
| 34              | 24      | 18      | PTB0                            | KBI0_P4  | UART0_RX  | —         | ADC0_SE4  |
| 35              | —       | —       | PTF3                            | —        | —         | —         | —         |
| 36              | —       | —       | PTF2                            | —        | —         | —         | —         |
| 37              | 25      | 19      | PTA7                            | —        | FTM2_FLT2 | ACMP1_IN1 | ADC0_SE3  |
| 38              | 26      | 20      | PTA6                            | —        | FTM2_FLT1 | ACMP1_IN0 | ADC0_SE2  |
| 39              | —       | —       | PTE4                            | —        | —         | —         | —         |
| 40              | 27      | —       | —                               | —        | —         | —         | VSS       |
| 41              | 28      | —       | —                               | —        | —         | —         | VDD       |
| 42              | —       | —       | PTF1                            | —        | —         | —         | —         |
| 43              | —       | —       | PTF0                            | —        | —         | —         | —         |
| 44              | 29      | —       | PTD4                            | KBI1_P4  | —         | —         | —         |
| 45              | 30      | 21      | PTD3                            | KBI1_P3  | SPI1_PCS0 | —         | —         |
| 46              | 31      | 22      | PTD2                            | KBI1_P2  | SPI1_MISO | —         | —         |
| 47              | 32      | 23      | PTA3 <sup>4</sup>               | KBI0_P3  | UART0_TX  | I2C0_SCL  | —         |
| 48              | 33      | 24      | PTA2 <sup>4</sup>               | KBI0_P2  | UART0_RX  | I2C0_SDA  | —         |
| 49              | 34      | 25      | PTA1                            | KBI0_P1  | FTM0_CH1  | ACMP0_IN1 | ADC0_SE1  |
| 50              | 35      | 26      | PTA0                            | KBI0_P0  | FTM0_CH0  | ACMP0_IN0 | ADC0_SE0  |
| 51              | 36      | 27      | PTC7                            | —        | UART1_TX  | —         | —         |
| 52              | 37      | 28      | PTC6                            | —        | UART1_RX  | —         | —         |
| 53              | —       | —       | PTE3                            | —        | SPI0_PCS0 | —         | —         |
| 54              | 38      | —       | PTE2                            | —        | SPI0_MISO | —         | —         |
| 55              | —       | —       | PTG3                            | —        | —         | —         | —         |
| 56              | —       | —       | PTG2                            | —        | —         | —         | —         |


Table continues on the next page...



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


**Figure 21. 64-pin QFP/LQFP packages**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

**Figure 22. 44-pin LQFP package**



1. High source/sink current pins  
2. True open drain pins

**Figure 23. 32-pin LQFP package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 20. Revision history**

| Rev. No. | Date    | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3        | 07/2013 | Initial public release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 4        | 10/2014 | <ul style="list-style-type: none"> <li>Updated all the <math>V_{DDAD}</math> to <math>V_{DDA}</math>, <math>V_{SSAD}</math> to <math>V_{SSA}</math></li> <li>Updated the features of OSC, ICS, UART, KBI and ADC in the front page</li> <li>Updated <math>I_{LAT}</math> and <math>V_{CDM}</math> in the <a href="#">ESD handling ratings</a></li> <li>Added <math>V_{IN}</math> and removed <math>V_{DIO}</math>, <math>V_{AIO}</math> in the <a href="#">Voltage and current operating ratings</a></li> <li>Updated <a href="#">DC characteristics</a></li> <li>Added the item of ACMP adder to Stop and a note to the Max. in <a href="#">Supply current characteristics</a></li> <li>Added <a href="#">EMC radiated emissions operating behaviors</a></li> <li>Added <math>f_{SYS}</math> and a note to <math>t_{IHIL}</math> in the <a href="#">Control timing</a></li> <li>Added a new section of <a href="#">Thermal operating requirements</a></li> <li>Updated J1, J10 and J11 in the <a href="#">SWD electricals</a></li> <li>Updated <a href="#">External oscillator (OSC) and ICS characteristics</a></li> <li>Added reference potential and a note to the <math>E_{TUE}</math> and <math>E_{ZS}</math> in <a href="#">ADC characteristics</a></li> <li>Updated <a href="#">SPI switching specifications</a></li> </ul> |
| 5        | 07/2016 | <ul style="list-style-type: none"> <li>Updated the Typical value of <math>E_{TUE}</math> in 12-bit mode and added a note to the 12-bit mode of <math>E_{TUE}</math> and INL in the <a href="#">ADC characteristics</a>.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2016 NXP B.V.

Document Number MKE02P64M20SF0  
Revision 5, 07/2016

