

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mke02z32vld2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Communication interfaces
 - Two SPI modules (SPI)
 - Up to three UART modules (UART)
 - One I2C module (I2C)
- Package options
 - 64-pin QFP/LQFP
 - 44-pin LQFP
 - 32-pin LQFP

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search for the following device numbers: KE02Z.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q KE## A FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KE##	Kinetis family	• KE02
A	Key attribute	• Z = M0+ core
FFF	Program flash memory size	 16 = 16 KB 32 = 32 KB 64 = 64 KB
R	Silicon revision	 (Blank) = Main A = Revision after main

Parameter classification

Field	Description	Values
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 LC = 32 LQFP (7 mm x 7 mm) LD = 44 LQFP (10 mm x 10 mm) QH = 64 QFP (14 mm x 14 mm) LH = 64 LQFP (10 mm x 10 mm)
CC	Maximum CPU frequency (MHz)	• 2 = 20 MHz
N	Packaging type	 R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MKE02Z64VQH2

3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.


4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass ±100 mA I-test with I_{DD} current limit at 800 mA.
 - I/O pins pass +60/-100 mA I-test with I_{DD} current limit at 1000 mA.
 - Supply groups pass 1.5 V_{ccmax}.
 - RESET pin was only tested with negative I-test due to product conditioning requirement.



I_{OH}(mA)

Figure 1. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)






Figure 2. Typical V_{DD}-V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)




 $I_{OH}(mA)$ Figure 3. Typical V_{DD}-V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 5 V)




I_{OH}(mA)

Figure 4. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 3 V)




I_{OL}(mA)

Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 5 V)




I_{OL}(mA)

Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)



I_{OL}(mA)

Figure 7. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 5 V)



 $I_{OL}(mA) \label{eq:IOL}$ Figure 8. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 3 V)

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Run supply current FEI	RI _{DD}	20/20 MHz	5	6.7	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from flash		10/10 MHz		4.5	_		
			1/1 MHz		1.5	_		
С			20/20 MHz	3	6.6	—		
С			10/10 MHz		4.4	_		
			1/1 MHz		1.45	—		
С	Run supply current FEI	RI _{DD}	20/20 MHz	5	5.3	_	mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from flash		10/10 MHz		3.7	_		
			1/1 MHz		1.5	_		
С			20/20 MHz	3	5.3	—		
С			10/10 MHz		3.7	_		
			1/1 MHz		1.4	_		
Р	Run supply current FBE	RI _{DD}	20/20 MHz	5	9	14.8	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from RAM		10/10 MHz		5.2			
			1/1 MHz		1.45	_		
Р			20/20 MHz	3	8.8	11.8		
С			10/10 MHz		5.1			
			1/1 MHz		1.4	_		
Р	Run supply current FBE	RI _{DD}	20/20 MHz	5	8	12.3	mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from RAM		10/10 MHz		4.4			
			1/1 MHz		1.35	_		
Р			20/20 MHz	3	7.8	9.2		
С			10/10 MHz		4.2			
			1/1 MHz		1.3	_		
Р	Wait mode current FEI	WI _{DD}	20/20 MHz	5	5.5	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled		20/10 MHz		3.5			
	enabled		1/1 MHz		1.4	_		
С			20/20 MHz	3	5.4	—	7	
			10/10 MHz		3.4	—	7	
			1/1 MHz		1.4	—	1	
Р	Stop mode supply current	SI _{DD}	—	5	2	85	μA	–40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) ³		—	3	1.9	80		–40 to 105 °C

Table 5. Supply current characteristics

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	ADC adder to Stop	_	_	5	86 (64-, 44-	_	μA	–40 to 105 °C
	ADLPC = 1				pin packages)			
	ADLSMP = 1				42 (32-pin			
	ADCO = 1				package)			
С	MODE = 10B			3	82 (64-, 44-	_		
	ADICLK = 11B				pin packages)			
					41 (32-pin package)			
С	ACMP adder to Stop	_	—	5	12	—	μA	–40 to 105 °C
С				3	12	—		
С	LVD adder to stop ⁴	_	_	5	128	—	μA	–40 to 105 °C
С				3	124	—		

Table 5. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. The Max current is observed at high temperature of 105 °C.

3. RTC adder causes I_{DD} to increase typically by less than 1 μ A; RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

5.1.3.1 EMC radiated emissions operating behaviors

Table 6. EMC radiated emissions operating behaviors for 64-pin QFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	14	dBµV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	15	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	3	dBµV	•
V _{RE4}	Radiated emissions voltage, band 4	500-1000	4	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	М		2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. V_{DD} = 5.0 V, T_A = 25 °C, f_{OSC} = 10 MHz (crystal), f_{BUS} = 20 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.2 Switching specifications

5.2.1 Control timing

Num С Symbol Min Unit Rating Typical¹ Max DC 20 1 D System and core clock MHz _ f_{Sys} Ρ 2 Bus frequency ($t_{cvc} = 1/f_{Bus}$) DC 20 MHz f_{Bus} _ Ρ 1.25 KHz 3 Internal low power oscillator frequency f_{LPO} 0.67 1.0 4 D External reset pulse width² $1.5 \times$ ____ t_{extrst} ____ ns t_{cyc} $34 \times t_{cyc}$ 5 D Reset low drive ns t_{rstdrv} 6 D Asynchronous IRQ pulse width 100 t_{ILIH} ns path² $1.5 \times t_{cyc}$ D Synchronous path³ t_{IHIL} ____ ns 7 D Keyboard interrupt pulse Asynchronous 100 t_{ILIH} ns width path² D Synchronous path ____ ____ t_{IHIL} $1.5 \times t_{cvc}$ ns 8 С Port rise and fall time -10.2 ns t_{Rise} Normal drive strength С 9.5 t_{Fall} ns $(load = 50 \text{ pF})^4$ С Port rise and fall time t_{Rise} ____ 5.4 ____ ns high drive strength (load = С 4.6 ns t_{Fall} ____ 50 pF)⁴

Table 7. Control timing

Board type	Symbol	Description	64 LQFP	64 QFP	44 LQFP	32 LQFP	Unit	Notes
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	59	50	62	72	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	46	41	47	51	°C/W	1, 3
_	R _{θJB}	Thermal resistance, junction to board	35	32	34	33	°C/W	4
_	R _{θJC}	Thermal resistance, junction to case	20	23	20	24	°C/W	5
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	5	8	5	6	°C/W	6

Table 10. Thermal attributes (continued)

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_D = K \div (T_J + 273 \ ^\circ C)$

Solving the equations above for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$$

KE02 Sub-Family Data Sheet, Rev. 5, 07/2016




Figure 15. Typical crystal or resonator circuit

6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase –40 °C to 105 °C	V _{prog/erase}	2.7	—	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7		5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1		25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	—		16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	—		810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	—		484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	—		555	t _{cyc}
D	Read Once	t _{RDONCE}	—		450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms

Table 13. Flash and EEPROM characteristics

Peripheral operating requirements and behaviors

Table 13. Flash and EEPROM characteristics
(continued)

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	—	_	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 105 °C	n _{FLPE}	10 k	100 k	-	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C	n _{FLPE}	50 k	500 k	—	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging

4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

6.4 Analog

6.4.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions


Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Reference	• Low • High	V _{REFL}	V _{SSA}	—	V _{SSA}	V	—
potential		V _{REFH}	V _{DDA}	—	V _{DDA}		
Supply	Absolute	V _{DDA}	2.7	—	5.5	V	
voltage	Delta to V_{DD} (V_{DD} - V_{DDA})	ΔV_{DDA}	-100	0	+100	mV	_
Ground voltage	Delta to V_{SS} (V_{SS} - V_{SSA})	ΔV_{SSA}	-100	0	+100	mV	_
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	_
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	—

Peripheral operating requirements and behaviors

Table 15. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Мах	Unit
ADCO = 1							
Supply current		Т	I _{DDA}	—	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	—	20	—	ADCK cycles
time)	Long sample (ADLSMP = 1)			—	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)				23.5	_	-
Total unadjusted	12-bit mode ³	Т	E _{TUE}	_	±3.6	—	LSB ⁴
Error ²	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	Т		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB ⁴
Liniarity	10-bit mode ⁵	Р		_	±0.25	±0.5	
	8-bit mode ⁵	Т		_	±0.15	±0.25]
Integral Non-Linearity	12-bit mode ³	Т	INL	_	±1.0	—	LSB ⁴
	10-bit mode	Т		_	±0.3	±0.5	1
	8-bit mode	Т			±0.15	±0.25	1
Zero-scale error ⁶	12-bit mode	С	E _{ZS}	_	±2.0		LSB ⁴
	10-bit mode	Р		_	±0.25	±1.0	1
	8-bit mode	Т		_	±0.65	±1.0	1
Full-scale error ⁷	12-bit mode	Т	E _{FS}	_	±2.5	_	LSB ⁴
	10-bit mode	Т		_	±0.5	±1.0	1

Peripheral operating requirements and behaviors



1.If configured as output


2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)


Nu m.	Symbol	Description	Min.	Max.	Unit	Comment	
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.	
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	_	ns	$t_{Bus} = 1/f_{Bus}$	
3	t _{Lead}	Enable lead time	1		t _{Bus}	_	
4	t _{Lag}	Enable lag time	1	_	t _{Bus}	—	
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	_	ns	_	
6	t _{SU}	Data setup time (inputs)	15	_	ns	—	
7	t _{HI}	Data hold time (inputs)	25	_	ns	—	
8	t _a	Slave access time	_	t _{Bus}	ns	Time to data active from high-impedance state	
9	t _{dis}	Slave MISO disable time	-	t _{Bus}	ns	Hold time to high- impedance state	
10	t _v	Data valid (after SPSCK edge)	—	25	ns	_	
11	t _{HO}	Data hold time (outputs)	0	_	ns	_	
12	t _{RI}	Rise time input		t _{Bus} - 25	ns	_	
	t _{FI}	Fall time input					
13	t _{RO}	Rise time output	—	25	ns	_	
	t _{FO}	Fall time output					

Table 18. SPI slave mode timing












7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

Table 19.	Pin availability by	package pin-count	(continued)
-----------	---------------------	-------------------	-------------


	Pin Number		Lowest Priority <> Highest							
64-QFP/ LQFP	44-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4			
19	13	10	PTB4 ¹	FTM2_CH4	SPI0_MISO	NMI	ACMP1_IN2			
20	14	11	PTC3	FTM2_CH3	_	_	ADC0_SE11			
21	15	12	PTC2	FTM2_CH2	_	—	ADC0_SE10			
22	16	_	PTD7	KBI1_P7	UART2_TX	—	_			
23	17	—	PTD6	KBI1_P6	UART2_RX	_	_			
24	18	—	PTD5	KBI1_P5	—	—	_			
25	19	13	PTC1	_	FTM2_CH1	—	ADC0_SE9			
26	20	14	PTC0	_	FTM2_CH0	_	ADC0_SE8			
27	_	_	PTF7	_	_	_	ADC0_SE15			
28	_	_	PTF6	_	_	_	ADC0_SE14			
29	_	—	PTF5	_	_	_	ADC0_SE13			
30	_	_	PTF4	_	_	_	ADC0_SE12			
31	21	15	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1	ADC0_SE7			
32	22	16	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ADC0_SE6			
33	23	17	PTB1	KBI0_P5	UART0_TX	_	ADC0_SE5			
34	24	18	PTB0	KBI0_P4	UART0_RX	_	ADC0_SE4			
35	_	_	PTF3	_	_	_	_			
36	_	_	PTF2	_	_	_	_			
37	25	19	PTA7	_	FTM2_FLT2	ACMP1_IN1	ADC0_SE3			
38	26	20	PTA6	_	FTM2_FLT1	ACMP1_IN0	ADC0_SE2			
39	_	_	PTE4	_	_	—	_			
40	27	—		_	—	—	VSS			
41	28	—	_	_	—	—	VDD			
42	_	_	PTF1	_	—	—	_			
43	_	_	PTF0	_	—	—	_			
44	29	_	PTD4	KBI1_P4	—	—	—			
45	30	21	PTD3	KBI1_P3	SPI1_PCS0	—	_			
46	31	22	PTD2	KBI1_P2	SPI1_MISO	—	_			
47	32	23	PTA3 ⁴	KBI0_P3	UART0_TX	I2C0_SCL	—			
48	33	24	PTA2 ⁴	KBI0_P2	UART0_RX	I2C0_SDA	—			
49	34	25	PTA1	KBI0_P1	FTM0_CH1	ACMP0_IN1	ADC0_SE1			
50	35	26	PTA0	KBI0_P0	FTM0_CH0	ACMP0_IN0	ADC0_SE0			
51	36	27	PTC7	_	UART1_TX	—	—			
52	37	28	PTC6	-	UART1_RX	-	-			
53	—	_	PTE3	_	SPI0_PCS0	_	_			
54	38	_	PTE2	_	SPI0_MISO	—	-			
55	_	_	PTG3	-	—	-	-			
56	_	_	PTG2	_	_	_	_			



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins 2. True open drain pins





Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins





How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2016 NXP B.V.

Document Number MKE02P64M20SF0 Revision 5, 07/2016



