Intel - EPM570F100C4N Datasheet

E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| Product Status | Active |
|---------------------------------|--|
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 5.4 ns |
| Voltage Supply - Internal | 2.5V, 3.3V |
| Number of Logic Elements/Blocks | 570 |
| Number of Macrocells | 440 |
| Number of Gates | - |
| Number of I/O | 76 |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LBGA |
| Supplier Device Package | 100-FBGA (11x11) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm570f100c4n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Introduction

Introduction

The MAX® II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast performance, and reliable fitting versus other CPLD architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system programmability (ISP), MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.

Features

The MAX II CPLD has the following features:

- Low-cost, low-power CPLD
- Instant-on, non-volatile architecture
- Standby current as low as 25 μA
- Provides fast propagation delay and clock-to-output times
- Provides four global clocks with two clocks available per logic array block (LAB)
- UFM block up to 8 Kbits for non-volatile storage
- MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V or 1.8 V
- MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
- Bus-friendly architecture including programmable slew rate, drive strength, bus-hold, and programmable pull-up resistors
- Schmitt triggers enabling noise tolerant inputs (programmable per pin)
- I/Os are fully compliant with the Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 66 MHz
- Supports hot-socketing
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
- ISP circuitry compliant with IEEE Std. 1532

Table 1–1 shows the MAX II family features.

| Feature | EPM240 EPM240G | EPM570 EPM570G | EPM1270 EPM1270G | EPM2210 EPM2210G | EPM240Z | EPM570Z |
|-----------------------------------|-------------------|-------------------|---------------------|---------------------|------------|------------|
| LEs | 240 | 570 | 1,270 | 2,210 | 240 | 570 |
| Typical Equivalent Macrocells | 192 | 440 | 980 | 1,700 | 192 | 440 |
| Equivalent Macrocell Range | 128 to 240 | 240 to 570 | 570 to 1,270 | 1,270 to 2,210 | 128 to 240 | 240 to 570 |
| UFM Size (bits) | 8,192 | 8,192 | 8,192 | 8,192 | 8,192 | 8,192 |
| Maximum User I/O pins | 80 | 160 | 212 | 272 | 80 | 160 |
| t _{PD1} (ns) (1) | 4.7 | 5.4 | 6.2 | 7.0 | 7.5 | 9.0 |
| f _{слт} (MHz) <i>(2)</i> | 304 | 304 | 304 | 304 | 152 | 152 |
| t _{su} (ns) | 1.7 | 1.2 | 1.2 | 1.2 | 2.3 | 2.2 |
| t _{co} (ns) | 4.3 | 4.5 | 4.6 | 4.6 | 6.5 | 6.7 |

Table 1–1. MAX II Family Features

Notes to Table 1-1:

(1) t_{PD1} represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic implemented in a single LUT and LAB that is adjacent to the output pin.

(2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.

For more information about equivalent macrocells, refer to the *MAX II Logic Element to Macrocell Conversion Methodology* white paper.

MAX II and MAX IIG devices are available in three speed grades: -3, -4, and -5, with -3 being the fastest. Similarly, MAX IIZ devices are available in three speed grades: -6, -7, and -8, with -6 being the fastest. These speed grades represent the overall relative performance, not any specific timing parameter. For propagation delay timing numbers within each speed grade and density, refer to the *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*.

Table 1–2 shows MAX II device speed-grade offerings.

| | Speed Grade | | | | | |
|----------|--------------|--------------|--------------|--------------|--------------|--------------|
| Device | -3 | -4 | -5 | -6 | -7 | -8 |
| EPM240 | \checkmark | \checkmark | \checkmark | | — | — |
| EPM240G | | | | | | |
| EPM570 | \checkmark | \checkmark | \checkmark | _ | — | — |
| EPM570G | | | | | | |
| EPM1270 | \checkmark | \checkmark | \checkmark | _ | _ | _ |
| EPM1270G | | | | | | |
| EPM2210 | \checkmark | \checkmark | \checkmark | _ | _ | — |
| EPM2210G | | | | | | |
| EPM240Z | _ | _ | _ | \checkmark | \checkmark | \checkmark |
| EPM570Z | | | _ | \checkmark | \checkmark | \checkmark |

 Table 1–2.
 MAX II Speed Grades

^{•••}

Logic Array Blocks

Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, a look-up table (LUT) chain, and register chain connection lines. There are 26 possible unique inputs into an LAB, with an additional 10 local feedback input lines fed by LE outputs in the same LAB. The local interconnect transfers signals between LEs in the same LAB. LUT chain connections transfer the output of one LE's LUT to the adjacent LE for fast sequential LUT connections within the same LAB. Register chain connections transfer the output of one LE's register chain connections transfer the output of one LE's register chain an LAB or adjacent LAB. The Quartus® II software places associated logic within an LAB or adjacent LABs, allowing the use of local, LUT chain, and register chain connections for performance and area efficiency. Figure 2–3 shows the MAX II LAB.



Figure 2–3. MAX II LAB Structure

(1) Only from LABs adjacent to IOEs.

LAB Interconnects

The LAB local interconnect can drive LEs within the same LAB. The LAB local interconnect is driven by column and row interconnects and LE outputs within the same LAB. Neighboring LABs, from the left and right, can also drive an LAB's local interconnect through the DirectLink connection. The DirectLink connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive 30 other LEs through fast local and DirectLink interconnects. Figure 2–4 shows the DirectLink connection.

The Quartus II software automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions. The Quartus II software creates carry chains longer than 10 LEs by linking adjacent LABs within the same row together automatically. A carry chain can extend horizontally up to one full LAB row, but does not extend between LAB rows.

Clear and Preset Logic Control

LAB-wide signals control the logic for the register's clear and preset signals. The LE directly supports an asynchronous clear and preset function. The register preset is achieved through the asynchronous load of a logic high. MAX II devices support simultaneous preset/asynchronous load and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one preset signal.

In addition to the clear and preset ports, MAX II devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals and uses its own dedicated routing resources (that is, it does not use any of the four global resources). Driving this signal low before or during power-up prevents user mode from releasing clears within the design. This allows you to control when clear is released on a device that has just been powered-up. If not set for its chip-wide reset function, the DEV_CLRn pin is a regular I/O pin.

By default, all registers in MAX II devices are set to power-up low. However, this power-up state can be set to high on individual registers during design entry using the Quartus II software.

MultiTrack Interconnect

In the MAX II architecture, connections between LEs, the UFM, and device I/O pins are provided by the MultiTrack interconnect structure. The MultiTrack interconnect consists of continuous, performance-optimized routing lines used for inter- and intradesign block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.

The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and short delays between logic levels instead of large delays associated with global or long routing lines. Dedicated row interconnects route signals to and from LABs within the same row. These row resources include:

- DirectLink interconnects between LABs
- R4 interconnects traversing four LABs to the right or left

The DirectLink interconnect allows an LAB to drive into the local interconnect of its left and right neighbors. The DirectLink interconnect provides fast communication between adjacent LABs and/or blocks without using row interconnect resources.

functions from LE 1 to LE 10 in the same LAB. The register chain connection allows the register output of one LE to connect directly to the register input of the next LE in the LAB for fast shift registers. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 2–11 shows the LUT chain and register chain interconnects.





The C4 interconnects span four LABs up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–12 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by column and row IOEs. For LAB interconnection, a primary LAB or its vertical LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column to-column connections.





Note to Figure 2-13:

(1) Any I/O pin can use a MultiTrack interconnect to route as a logic array-generated global clock signal.

The global clock network drives to individual LAB column signals, LAB column clocks [3..0], that span an entire LAB column from the top to the bottom of the device. Unused global clocks or control signals in a LAB column are turned off at the LAB column clock buffers shown in Figure 2–14. The LAB column clocks [3..0] are multiplexed down to two LAB clock signals and one LAB clear signal. Other control signal types route from the global clock network into the LAB local interconnect. See "LAB Control Signals" on page 2–5 for more information.

Figure 2–16. EPM240 UFM Block LAB Row Interface (Note 1)



Note to Figure 2–16:

(1) The UFM block inputs and outputs can drive to/from all types of interconnects, not only DirectLink interconnects from adjacent row LABs.

Table 2–4 describes the I/O standards supported by MAX II devices.

| Table 2-4. | MAX II I/O | Standards |
|------------|------------|-----------|
|------------|------------|-----------|

| I/O Standard | Туре | Output Supply Voltage (VCCIO) (V) |
|--------------------|--------------|--------------------------------------|
| 3.3-V LVTTL/LVCMOS | Single-ended | 3.3 |
| 2.5-V LVTTL/LVCMOS | Single-ended | 2.5 |
| 1.8-V LVTTL/LVCMOS | Single-ended | 1.8 |
| 1.5-V LVCMOS | Single-ended | 1.5 |
| 3.3-V PCI (1) | Single-ended | 3.3 |

Note to Table 2-4:

(1) The 3.3-V PCI compliant I/O is supported in Bank 3 of the EPM1270 and EPM2210 devices.

The EPM240 and EPM570 devices support two I/O banks, as shown in Figure 2–22. Each of these banks support all the LVTTL and LVCMOS standards shown in Table 2–4. PCI compliant I/O is not supported in these devices and banks.





Notes to Figure 2–22:

(1) Figure 2-22 is a top view of the silicon die.

(2) Figure 2-22 is a graphical representation only. Refer to the pin list and the Quartus II software for exact pin locations.

The EPM1270 and EPM2210 devices support four I/O banks, as shown in Figure 2–23. Each of these banks support all of the LVTTL and LVCMOS standards shown in Table 2–4. PCI compliant I/O is supported in Bank 3. Bank 3 supports the PCI clamping diode on inputs and PCI drive compliance on outputs. You must use Bank 3 for designs requiring PCI compliant I/O pins. The Quartus II software automatically places I/O pins in this bank if assigned with the PCI I/O standard.

Document Revision History

Table 3–5 shows the revision history for this chapter.

| Table 3–5 | Document Revision History |
|-----------|---------------------------|
| | |

| Date and Revision | Changes Made | Summary of Changes |
|-------------------------------|--|--------------------|
| October 2008, version 1.6 | Updated New Document Format. | — |
| December 2007, | Added warning note after Table 3–1. | _ |
| version 1.5 | Updated Table 3–3 and Table 3–4. | |
| | Added "Referenced Documents" section. | |
| December 2006, version 1.4 | Added document revision history. | — |
| June 2005, version 1.3 | Added text and Table 3-4. | — |
| June 2005, version 1.3 | Updated text on pages 3-5 to 3-8. | — |
| June 2004, version 1.1 | Corrected Figure 3-1. Added CFM acronym. | _ |

4. Hot Socketing and Power-On Reset in MAX II Devices

MII51004-2.1

Introduction

MAX[®] II devices offer hot socketing, also known as hot plug-in or hot swap, and power sequencing support. Designers can insert or remove a MAX II board in a system during operation without undesirable effects to the system bus. The hot socketing feature removes some of the difficulties designers face when using components on printed circuit boards (PCBs) that contain a mixture of 3.3-, 2.5-, 1.8-, and 1.5-V devices.

The MAX II device hot socketing feature provides:

- Board or device insertion and removal
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

This chapter contains the following sections:

- "MAX II Hot-Socketing Specifications" on page 4–1
- "Power-On Reset Circuitry" on page 4–5

MAX II Hot-Socketing Specifications

MAX II devices offer all three of the features required for the hot-socketing capability listed above without any external components or special design requirements. The following are hot-socketing specifications:

- The device can be driven before and during power-up or power-down without any damage to the device itself.
- I/O pins remain tri-stated during power-up. The device does not drive out before or during power-up, thereby affecting other buses in operation.
- Signal pins do not drive the V_{CCIO} or V_{CCINT} power supplies. External input signals to device I/O pins do not power the device V_{CCIO} or V_{CCINT} power supplies via internal paths. This is true if the V_{CCINT} and the V_{CCIO} supplies are held at GND.

Devices Can Be Driven before Power-Up

Signals can be driven into the MAX II device I/O pins and GCLK[3..0] pins before or during power-up or power-down without damaging the device. MAX II devices support any power-up or power-down sequence (V_{CCIO1} , V_{CCIO2} , V_{CCIO3} , V_{CCIO4} , V_{CCINT}), simplifying the system-level design.



Figure 4-2. Transistor-Level Diagram of MAX II Device I/O Buffers

The CMOS output drivers in the I/O pins intrinsically provide electrostatic discharge (ESD) protection. There are two cases to consider for ESD voltage strikes: positive voltage zap and negative voltage zap.

A positive ESD voltage zap occurs when a positive voltage is present on an I/O pin due to an ESD charge event. This can cause the N+ (Drain)/ P-Substrate junction of the N-channel drain to break down and the N+ (Drain)/P-Substrate/N+ (Source) intrinsic bipolar transistor turn on to discharge ESD current from I/O pin to GND. The dashed line (see Figure 4–3) shows the ESD current discharge path during a positive ESD zap.





When the I/O pin receives a negative ESD zap at the pin that is less than -0.7 V (0.7 V is the voltage drop across a diode), the intrinsic

P-Substrate/N+ drain diode is forward biased. Therefore, the discharge ESD current path is from GND to the I/O pin, as shown in Figure 4–4.





Power-On Reset Circuitry

MAX II devices have POR circuits to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up. The POR circuit monitors these voltages, triggering download from the non-volatile configuration flash memory (CFM) block to the SRAM logic, maintaining tri-state of the I/O pins (with weak pull-up resistors enabled) before and during this process. When the MAX II device enters user mode, the POR circuit releases the I/O pins to user functionality. The POR circuit of the MAX II (except MAX IIZ) device continues to monitor the V_{CCINT} voltage level to detect a brown-out condition. The POR circuit of the MAX IIZ device does not monitor the V_{CCINT} voltage level after the device enters into user mode. More details are provided in the following sub-sections.

Referenced Documents

This chapter refereces the following documents:

- *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*
- Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook

Document Revision History

Table 4–1 shows the revision history for this chapter.

| Table 4–1. | Document Revision History |
|------------|---------------------------|
| | Boournent novioren motory |

| Date and Revision | Changes Made | Summary of Changes |
|-------------------------------|--|--|
| October 2008, version2.1 | Updated "MAX II Hot-Socketing Specifications" and "Power-On Reset Circuitry" sections. | _ |
| | Updated New Document Format. | |
| December 2007, version 2.0 | Updated "Hot Socketing Feature Implementation in MAX II Devices" section. | Updated document with MAX IIZ information. |
| | Updated "Power-On Reset Circuitry" section. | |
| | ■ Updated Figure 4–5. | |
| | Added "Referenced Documents" section. | |
| December 2006, version 1.5 | Added document revision history. | _ |
| February 2006, | Updated "MAX II Hot-Socketing Specifications" section. | _ |
| version 1.4 | Updated "AC and DC Specifications" section. | |
| | Updated "Power-On Reset Circuitry" section. | |
| June 2005, version 1.3 | Updated AC and DC specifications on page 4-2. | _ |
| December 2004, | Added content to Power-Up Characteristics section. | — |
| version 1.2 | ■ Updated Figure 4-5. | |
| June 2004, version 1.1 | Corrected Figure 4-2. | _ |

5. DC and Switching Characteristics

Introduction

System designers must consider the recommended DC and switching conditions discussed in this chapter to maintain the highest possible performance and reliability of the MAX[®] II devices. This chapter contains the following sections:

- "Operating Conditions" on page 5–1
- "Power Consumption" on page 5–8
- "Timing Model and Specifications" on page 5–8

Operating Conditions

Table 5–1 through Table 5–12 provide information about absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for MAX II devices.

Absolute Maximum Ratings

Table 5-1 shows the absolute maximum ratings for the MAX II device family.

Table 5–1. MAX II Device Absolute Maximum Ratings (Note 1), (2)

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|--------------------|--------------------------------|-------------------------------------|---------|---------|------|
| V _{CCINT} | Internal supply voltage (3) | With respect to ground | -0.5 | 4.6 | V |
| V _{CCIO} | I/O supply voltage | _ | -0.5 | 4.6 | V |
| V | DC input voltage | _ | -0.5 | 4.6 | V |
| I _{OUT} | DC output current, per pin (4) | _ | -25 | 25 | mA |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C |
| T _{AMB} | Ambient temperature | Under bias <i>(5)</i> | -65 | 135 | 0° |
| TJ | Junction temperature | TQFP and BGA packages under bias | | 135 | J° |

Notes to Table 5-1:

(1) Refer to the Operating Requirements for Altera Devices Data Sheet.

(2) Conditions beyond those listed in Table 5–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.

(3) Maximum $V_{\mbox{\tiny CCINT}}$ for MAX II devices is 4.6 V. For MAX IIG and MAX IIZ devices, it is 2.4 V.

(4) Refer to AN 286: Implementing LED Drivers in MAX & MAX II Devices for more information about the maximum source and sink current for MAX II devices.

(5) Refer to Table 5–2 for information about "under bias" conditions.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|---------------------|---|------------|---------|---------|---------|------|
| I _{PULLUP} | I/O pin pull-up resistor current when I/O is unprogrammed | _ | _ | _ | 300 | μA |
| C ₁₀ | Input capacitance for user I/O pin | — | _ | _ | 8 | pF |
| C _{gclk} | Input capacitance for dual-purpose GCLK/user I/O pin | _ | | | 8 | pF |

 Table 5-4.
 MAX II Device DC Electrical Characteristics (Note 1) (Part 2 of 2)

Notes to Table 5-4:

- (1) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 3.3$ or 2.5 V, and $V_{CCIO} = 1.5$ V, 1.8 V, 2.5 V, or 3.3 V.
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies for all V_{ccio} settings (3.3, 2.5, 1.8, and 1.5 V).
- (3) V_1 = ground, no load, no toggling inputs.
- (4) Commercial temperature ranges from 0°C to 85°C with maximum current at 85°C.
- (5) Industrial temperature ranges from -40°C to 100°C with maximum current at 100°C.
- (6) This value applies to commercial and industrial range devices. For extended temperature range devices, the V_{SCHMITT} typical value is 300 mV for V_{CCI0} = 3.3 V and 120 mV for V_{CCI0} = 2.5 V.
- (7) The TCK input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all I/O standards.
- (8) This is a peak current value with a maximum duration of t_{CONFIG} time.
- (9) Pin pull-up resistance values will lower if an external source drives the pin higher than V_{CCIO}.

| 5–6 | |
|-----|--|
| | |

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-----------------|---------------------------|--|-------------------------|---------|------|
| V _{OH} | High-level output voltage | $V_{ccio} = 3.0,$ IOH = -0.1 mA (1) | $V_{\text{ccio}} - 0.2$ | — | V |
| V _{OL} | Low-level output voltage | $V_{ccio} = 3.0,$ IOL = 0.1 mA (1) | _ | 0.2 | V |

Table 5-6. 3.3-V LVCMOS Specifications (Part 2 of 2)

Table 5-7. 2.5-V I/O Specifications

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-------------------|---------------------------|-------------------|---------|---------|------|
| V _{CCIO} | I/O supply voltage | — | 2.375 | 2.625 | V |
| VIH | High-level input voltage | — | 1.7 | 4.0 | V |
| VIL | Low-level input voltage | _ | -0.5 | 0.7 | V |
| V _{OH} | High-level output voltage | IOH = -0.1 mA (1) | 2.1 | | V |
| | | IOH = -1 mA (1) | 2.0 | _ | V |
| | | IOH = -2 mA (1) | 1.7 | — | V |
| Vol | Low-level output voltage | IOL = 0.1 mA (1) | | 0.2 | V |
| | | IOL = 1 mA (1) | | 0.4 | V |
| | | IOL = 2 mA (1) | | 0.7 | V |

Table 5-8. 1.8-V I/O Specifications

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-------------------|---------------------------|-----------------|--------------------------|------------------------|------|
| V _{ccio} | I/O supply voltage | — | 1.71 | 1.89 | V |
| V _{IH} | High-level input voltage | | $0.65 \times V_{cc10}$ | 2.25 <i>(2)</i> | V |
| VIL | Low-level input voltage | | -0.3 | $0.35 \times V_{ccio}$ | V |
| V _{OH} | High-level output voltage | IOH = -2 mA (1) | $V_{\text{CCIO}} - 0.45$ | | V |
| VOL | Low-level output voltage | IOL = 2 mA (1) | | 0.45 | V |

Table 5-9. 1.5-V I/O Specifications

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-------------------|---------------------------|-----------------------|------------------------|------------------------------------|------|
| V _{ccio} | I/O supply voltage | — | 1.425 | 1.575 | V |
| VIH | High-level input voltage | | $0.65 \times V_{ccio}$ | V _{ccio} + 0.3 <i>(2)</i> | V |
| VIL | Low-level input voltage | | -0.3 | $0.35 \times V_{ccio}$ | V |
| V _{OH} | High-level output voltage | IOH = -2 mA (1) | $0.75 \times V_{ccio}$ | | V |
| VOL | Low-level output voltage | IOL = 2 mA <i>(1)</i> | — | $0.25 \times V_{ccio}$ | V |

Notes to Table 5–5 through Table 5–9:

(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX II Architecture chapter (I/O Structure section) in the MAX II Device Handbook.

(2) This maximum V_{IH} reflects the JEDEC specification. The MAX II input buffer can tolerate a V_{IH} maximum of 4.0, as specified by the V_{I} parameter in Table 5–2.

Power-Up Timing

Table 5–12 shows the power-up timing characteristics for MAX II devices.

Table 5-12. MAX II Power-Up Timing

| Symbol | Parameter | Device | Min | Тур | Max | Unit |
|-------------------------|---|---------|-----|-----|-----|------|
| t _{config} (1) | The amount of time from when | EPM240 | | _ | 200 | μs |
| | minimum V_{CCINT} is reached until the device enters user mode (2) | EPM570 | _ | _ | 300 | μs |
| | | EPM1270 | | _ | 300 | μs |
| | | EPM2210 | | | 450 | μs |

Notes to Table 5-12:

(1) Table 5–12 values apply to commercial and industrial range devices. For extended temperature range devices, the t_{CONFIG} maximum values are as follows:
 Device Maximum

| Device | Maximu |
|---------|--------|
| EPM240 | 300 µs |
| EPM570 | 400 µs |
| EPM1270 | 400 µs |
| EPM2210 | 500 µs |

(2) For more information about POR trigger voltage, refer to the *Hot Socketing and Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*.

Power Consumption

Designers can use the Altera[®] PowerPlay Early Power Estimator and PowerPlay Power Analyzer to estimate the device power.

• For more information about these power analysis tools, refer to the *Understanding and Evaluating Power in MAX II Devices* chapter in the *MAX II Device Handbook* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Timing Model and Specifications

MAX II devices timing can be analyzed with the Altera Quartus[®] II software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 5–2.

MAX II devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

| | | | ľ | II XAN | / MAX II | G | | MAX IIZ | | | | | | |
|-----------------------|--|------------|---------------|---------|---------------|------------|--------------|------------|---------------|---------|---------------|---------|---------------|------|
| | | -3 S Gi | Speed rade | -4 G | Speed rade | –5 S Gr | Speed ade | -6 3 Gi | Speed rade | -7 G | Speed rade | 8 Gi | Speed rade | |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| t _{fastio} | Data output delay from adjacent LE to I/O block | _ | 159 | _ | 207 | _ | 254 | _ | 170 | _ | 348 | _ | 428 | ps |
| t _{in} | I/O input pad and buffer delay | _ | 708 | _ | 920 | _ | 1,132 | _ | 907 | _ | 970 | _ | 986 | ps |
| t _{glob} (1) | I/O input pad and buffer delay used as global signal pin | _ | 1,519 | - | 1,974 | _ | 2,430 | _ | 2,261 | _ | 2,670 | _ | 3,322 | ps |
| t _{ide} | Internally generated output enable delay | _ | 354 | - | 374 | _ | 460 | _ | 530 | _ | 966 | _ | 1,410 | ps |
| t _{DL} | Input routing delay | _ | 224 | — | 291 | _ | 358 | _ | 318 | _ | 410 | — | 509 | ps |
| t _{od} (2) | Output delay buffer and pad delay | - | 1,064 | - | 1,383 | - | 1,702 | — | 1,319 | — | 1,526 | - | 1,543 | ps |
| t _{xz} (3) | Output buffer disable delay | _ | 756 | _ | 982 | _ | 1,209 | _ | 1,045 | _ | 1,264 | _ | 1,276 | ps |
| t _{zx} (4) | Output buffer enable delay | _ | 1,003 | _ | 1,303 | _ | 1,604 | _ | 1,160 | _ | 1,325 | _ | 1,353 | ps |

Table 5–16. IOE Internal Timing Microparameters

Notes to Table 5-16:

(1) Delay numbers for t_{GLOB} differ for each device density and speed grade. The delay numbers for t_{GLOB}, shown in Table 5–16, are based on an EPM240 device target.

(2) Refer to Table 5–32 and 5–24 for delay adders associated with different I/O standards, drive strengths, and slew rates.

(3) Refer to Table 5–19 and 5–14 for txz delay adders associated with different I/O standards, drive strengths, and slew rates.

(4) Refer to Table 5–17 and 5–13 for t_{zx} delay adders associated with different I/O standards, drive strengths, and slew rates.

Table 5–17 through Table 5–20 show the adder delays for t_{zx} and t_{xz} microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength.

 Table 5–17.
 t_{ZX} IOE Microparameter Adders for Fast Slew Rate
 (Part 1 of 2)

| | Γ | /IAX II / MAX IIG | | | | MAX IIZ | | | | | | | | |
|-------------------|-------|-------------------|---------------------------------|-----|---------------|-------------------|-------|-------------------|-----|-------------------|-----|-----|-----|------|
| –3 Speed Grade | | peed ade | –4 Speed –5 Spee Grade Grade | | Speed rade | –6 Speed Grade | | –7 Speed Grade | | –8 Speed Grade | | | | |
| Standard | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| 3.3-V LVTTL | 16 mA | — | 0 | — | 0 | | 0 | — | 0 | — | 0 | — | 0 | ps |
| | 8 mA | — | 28 | — | 37 | _ | 45 | _ | 72 | — | 71 | — | 74 | ps |
| 3.3-V LVCMOS | 8 mA | — | 0 | — | 0 | _ | 0 | _ | 0 | — | 0 | — | 0 | ps |
| | 4 mA | _ | 28 | _ | 37 | | 45 | _ | 72 | _ | 71 | _ | 74 | ps |
| 2.5-V LVTTL / | 14 mA | _ | 14 | _ | 19 | | 23 | _ | 75 | — | 87 | — | 90 | ps |
| LVCMOS | 7 mA | — | 314 | — | 409 | _ | 503 | _ | 162 | — | 174 | — | 177 | ps |
| 1.8-V LVTTL / | 6 mA | _ | 450 | _ | 585 | _ | 720 | | 279 | _ | 289 | | 291 | ps |
| LVCMOS | 3 mA | | 1,443 | _ | 1,876 | _ | 2,309 | _ | 499 | — | 508 | _ | 512 | ps |

| | | I | MAX II / MAX II | G | MAX IIZ | | | | |
|--------------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|--|
| I/O Standard | | –3 Speed Grade | –4 Speed Grade | –5 Speed Grade | –6 Speed Grade | –7 Speed Grade | –8 Speed Grade | | |
| 3.3-V LVTTL | 304 | 304 | 304 | 304 | 304 | 304 | MHz | | |
| 3.3-V LVCMOS | 304 | 304 | 304 | 304 | 304 | 304 | MHz | | |
| 2.5-V LVTTL | 220 | 220 | 220 | 220 | 220 | 220 | MHz | | |
| 2.5-V LVCMOS | 220 | 220 | 220 | 220 | 220 | 220 | MHz | | |
| 1.8-V LVTTL | 200 | 200 | 200 | 200 | 200 | 200 | MHz | | |
| 1.8-V LVCMOS | 200 | 200 | 200 | 200 | 200 | 200 | MHz | | |
| 1.5-V LVCMOS | 150 | 150 | 150 | 150 | 150 | 150 | MHz | | |
| 3.3-V PCI | 304 | 304 | 304 | 304 | 304 | 304 | MHz | | |

| TADIE 3–33. MAX II MAXIMUM OULPUL CIOCK RALE IOF I/ | Table 5-33. | MAX II | Maximum | Output | Clock | Rate | for I | 1/0 |
|---|-------------|--------|---------|--------|-------|------|-------|-----|
|---|-------------|--------|---------|--------|-------|------|-------|-----|

JTAG Timing Specifications

Figure 5–6 shows the timing waveforms for the JTAG signals.

Figure 5–6. MAX II JTAG Timing Waveforms



Table 5–34 shows the JTAG Timing parameters and values for MAX II devices.

| Table 5–34. MAX II JTAG Timing Parameters | (Part 1 of 2) |
|---|---------------|
|---|---------------|

| Symbol | Parameter | Min | Max | Unit |
|----------------------|---|------|-----|------|
| t _{JCP} (1) | TCK clock period for $V_{\mbox{\tiny CCI01}}$ = 3.3 V | 55.5 | | ns |
| | TCK clock period for $V_{\text{ccio1}} = 2.5 \text{ V}$ | 62.5 | | ns |
| | TCK clock period for $V_{CCIO1} = 1.8 V$ | 100 | _ | ns |
| | TCK clock period for $V_{\text{ccio1}} = 1.5 \text{ V}$ | 143 | | ns |
| t _{JCH} | TCK clock high time | 20 | | ns |
| t _{JCL} | TCK clock low time | 20 | _ | ns |

| Symbol | Parameter | Min | Max | Unit |
|-------------------|--|-----|-----|------|
| t _{JPSU} | JTAG port setup time (2) | 8 | _ | ns |
| t _{jph} | JTAG port hold time | 10 | _ | ns |
| t _{JPC0} | JTAG port clock to output (2) | | 15 | ns |
| t _{JPZX} | JTAG port high impedance to valid output (2) | _ | 15 | ns |
| t _{jpxz} | JTAG port valid output to high impedance (2) | _ | 15 | ns |
| t _{ussu} | Capture register setup time | 8 | _ | ns |
| t _{JSH} | Capture register hold time | 10 | _ | ns |
| t _{usco} | Update register clock to output | | 25 | ns |
| t _{JSZX} | Update register high impedance to valid output | _ | 25 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns |

Table 5–34. MAX II JTAG Timing Parameters (Part 2 of 2)

Notes to Table 5-34:

(1) Minimum clock period specified for 10 pF load on the TDO pin. Larger loads on TDO will degrade the maximum TCK frequency.

(2) This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the t_{JPSU} minimum is 6 ns and t_{JPC0}, t_{JPZX}, and t_{JPXZ} are maximum values at 35 ns.

Referenced Documents

This chapter references the following documents:

- *I/O Structure* section in the *MAX II Architecture* chapter in the *MAX II Device Handbook*
- Hot Socketing and Power-On Reset in MAX II Devices chapter in the MAX II Device Handbook
- Operating Requirements for Altera Devices Data Sheet
- PowerPlay Power Analysis chapter in volume 3 of the Quartus II Handbook
- Understanding and Evaluating Power in MAX II Devices chapter in the MAX II Device Handbook
- Understanding Timing in MAX II Devices chapter in the MAX II Device Handbook
- Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook