Intel - EPM570F100C5N Datasheet

E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	2.5V, 3.3V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	76
Operating Temperature	0°C ~ 85°C (TJ)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-FBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570f100c5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Introduction

Introduction

The MAX® II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast performance, and reliable fitting versus other CPLD architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system programmability (ISP), MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.

Features

The MAX II CPLD has the following features:

- Low-cost, low-power CPLD
- Instant-on, non-volatile architecture
- Standby current as low as 25 μA
- Provides fast propagation delay and clock-to-output times
- Provides four global clocks with two clocks available per logic array block (LAB)
- UFM block up to 8 Kbits for non-volatile storage
- MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V or 1.8 V
- MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
- Bus-friendly architecture including programmable slew rate, drive strength, bus-hold, and programmable pull-up resistors
- Schmitt triggers enabling noise tolerant inputs (programmable per pin)
- I/Os are fully compliant with the Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 66 MHz
- Supports hot-socketing
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
- ISP circuitry compliant with IEEE Std. 1532

MAX II devices have an internal linear voltage regulator which supports external supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating voltage of 1.8 V. MAX IIG and MAX IIZ devices only accept 1.8 V as the external supply voltage. MAX IIZ devices are pin-compatible with MAX IIG devices in the 100-pin Micro FineLine BGA and 256-pin Micro FineLine BGA packages. Except for external supply voltage requirements, MAX II and MAX II G devices have identical pin-outs and timing specifications. Table 1–5 shows the external supply voltages supported by the MAX II family.

Table 1–5. MAX II External Supply Voltages

Devices	EPM240 EPM570 EPM1270 EPM2210	EPM240G EPM570G EPM1270G EPM2210G EPM240Z EPM570Z <i>(1)</i>
MultiVolt core external supply voltage (V_{CCINT}) (2)	3.3 V, 2.5 V	1.8 V
MultiVolt I/O interface voltage levels (V _{ccio})	1.5 V, 1.8 V, 2.5 V, 3.3 V	1.5 V, 1.8 V, 2.5 V, 3.3 V

Notes to Table 1-5:

(1) MAX IIG and MAX IIZ devices only accept 1.8 V on their VCCINT pins. The 1.8-V V_{CCINT} external supply powers the device core directly.

(2) MAX II devices operate internally at 1.8 V.

Referenced Documents

This chapter references the following documents:

- DC and Switching Characteristics chapter in the MAX II Device Handbook
- MAX II Logic Element to Macrocell Conversion Methodology white paper

Document Revision History

Table 1–6 shows the revision history for this chapter.

 Table 1–6.
 Document Revision History

Date and Revision	Changes Made	Summary of Changes
August 2009, version 1.9	■ Updated Table 1–2.	Added information for speed grade –8
October 2008,	 Updated "Introduction" section. 	—
version 1.8	 Updated new Document Format. 	
December 2007,	 Updated Table 1–1 through Table 1–5. 	Updated document with MAX IIZ information.
version1.7	 Added "Referenced Documents" section. 	
December 2006, version 1.6	 Added document revision history. 	_
August 2006, version 1.5	 Minor update to features list. 	_
July 2006, version 1.4	 Minor updates to tables. 	_

Table 1–6. Document Revision History

Date and Revision	Changes Made	Summary of Changes
June 2005, version 1.3	Updated timing numbers in Table 1-1.	_
December 2004, version 1.2	Updated timing numbers in Table 1-1.	_
June 2004, version 1.1	 Updated timing numbers in Table 1-1. 	





Note to Figure 2-13:

(1) Any I/O pin can use a MultiTrack interconnect to route as a logic array-generated global clock signal.

The global clock network drives to individual LAB column signals, LAB column clocks [3..0], that span an entire LAB column from the top to the bottom of the device. Unused global clocks or control signals in a LAB column are turned off at the LAB column clock buffers shown in Figure 2–14. The LAB column clocks [3..0] are multiplexed down to two LAB clock signals and one LAB clear signal. Other control signal types route from the global clock network into the LAB local interconnect. See "LAB Control Signals" on page 2–5 for more information.





I/O Bank 4

Notes to Figure 2-23:

(1) Figure 2–23 is a top view of the silicon die.

(2) Figure 2–23 is a graphical representation only. Refer to the pin list and the Quartus II software for exact pin locations.

Each I/O bank has dedicated V_{CCIO} pins that determine the voltage standard support in that bank. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard. Each I/O bank can support multiple standards with the same V_{CCIO} for input and output pins. For example, when V_{CCIO} is 3.3 V, Bank 3 can support LVTTL, LVCMOS, and 3.3-V PCI. V_{CCIO} powers both the input and output buffers in MAX II devices.

The JTAG pins for MAX II devices are dedicated pins that cannot be used as regular I/O pins. The pins TMS, TDI, TDO, and TCK support all the I/O standards shown in Table 2–4 on page 2–27 except for PCI. These pins reside in Bank 1 for all MAX II devices and their I/O standard support is controlled by the V_{CCIO} setting for Bank 1.

PCI Compliance

The MAX II EPM1270 and EPM2210 devices are compliant with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision* 2.2. These devices are also large enough to support PCI intellectual property (IP) cores. Table 2–5 shows the MAX II device speed grades that meet the PCI timing specifications.

Device	33-MHz PCI	66-MHz PCI
EPM1270	All Speed Grades	–3 Speed Grade
EPM2210	All Speed Grades	–3 Speed Grade

Table 2–5.	MAX II Devices	and Speed Grad	es that Support	3.3-V PCI Elect	rical Specifications and
Meet PCI Ti	ming				

Schmitt Trigger

The input buffer for each MAX II device I/O pin has an optional Schmitt trigger setting for the 3.3-V and 2.5-V standards. The Schmitt trigger allows input buffers to respond to slow input edge rates with a fast output edge rate. Most importantly, Schmitt triggers provide hysteresis on the input buffer, preventing slow-rising noisy input signals from ringing or oscillating on the input signal driven into the logic array. This provides system noise tolerance on MAX II inputs, but adds a small, nominal input delay.

The JTAG input pins (TMS, TCK, and TDI) have Schmitt trigger buffers that are always enabled.

P

The TCK input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all I/O standards.

Output Enable Signals

Each MAX II IOE output buffer supports output enable signals for tri-state control. The output enable signal can originate from the GCLK[3..0] global signals or from the MultiTrack interconnect. The MultiTrack interconnect routes output enable signals and allows for a unique output enable for each output or bidirectional pin.

MAX II devices also provide a chip-wide output enable pin (DEV_OE) to control the output enable for every output pin in the design. An option set before compilation in the Quartus II software controls this pin. This chip-wide output enable uses its own routing resources and does not use any of the four global resources. If this option is turned on, all outputs on the chip operate normally when DEV_OE is asserted. When the pin is deasserted, all outputs are tri-stated. If this option is turned off, the DEV_OE pin is disabled when the device operates in user mode and is available as a user I/O pin.

Programmable Drive Strength

The output buffer for each MAX II device I/O pin has two levels of programmable drive strength control for each of the LVTTL and LVCMOS I/O standards. Programmable drive strength provides system noise reduction control for high performance I/O designs. Although a separate slew-rate control feature exists, using the lower drive strength setting provides signal slew-rate control to reduce system noise and signal overshoot without the large delay adder associated with the slew-rate control feature. Table 2–6 shows the possible settings for the I/O standards with drive strength control. The Quartus II software uses the maximum current strength as the default setting. The PCI I/O standard is always set at 20 mA with no alternate setting.

2–30	

I/O Standard	IOH/IOL Current Strength Setting (mA)
3.3-V LVTTL	16
	8
3.3-V LVCMOS	8
	4
2.5-V LVTTL/LVCMOS	14
	7
1.8-V LVTTL/LVCMOS	6
	3
1.5-V LVCMOS	4
	2

Table 2-6.	Programmable Dri	ve Strength	(Note 1)
------------	------------------	-------------	---------	---

Note to Table 2-6:

(1) The I_{0H} current strength numbers shown are for a condition of a V_{0UT} = V_{0H} minimum, where the V_{0H} minimum is specified by the I/O standard. The I_{0L} current strength numbers shown are for a condition of a V_{0UT} = V_{0L} maximum, where the V_{0L} maximum is specified by the I/O standard. For 2.5-V LVTTL/LVCMOS, the I_{0H} condition is V_{0UT} = 1.7 V and the I_{0L} condition is V_{0UT} = 0.7 V.

Slew-Rate Control

The output buffer for each MAX II device I/O pin has a programmable output slewrate control that can be configured for low noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal output delay to rising and falling edges. The lower the voltage standard (for example, 1.8-V LVTTL) the larger the output delay when slow slew is enabled. Each I/O pin has an individual slew-rate control, allowing the designer to specify the slew rate on a pin-by-pin basis. The slew-rate control affects both the rising and falling edges.

Open-Drain Output

MAX II devices provide an optional open-drain (equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (for example, interrupt and write enable signals) that can be asserted by any of several devices. This output can also provide an additional wired-OR plane.

Programmable Ground Pins

Each unused I/O pin on MAX II devices can be used as an additional ground pin. This programmable ground feature does not require the use of the associated LEs in the device. In the Quartus II software, unused pins can be set as programmable GND on a global default basis or they can be individually assigned. Unused pins also have the option of being set as tri-stated input pins.

Table 3–1. MAX II JIAG Instructions (Part 2 of 1)	TAG Instructions (Part 2 of 2)
---	--------------------------------

JTAG Instruction	Instruction Code	Description
Clamp (1)	00 0000 1010	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation, while holding I/O pins to a state defined by the data in the boundary-scan register.
USER0	00 0000 1100	This instruction allows you to define the scan chain between TDI and TDO in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.
USER1	00 0000 1110	This instruction allows you to define the scan chain between TDI and TDO in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.
IEEE 1532 instructions	(2)	IEEE 1532 ISC instructions used when programming a MAX II device via the JTAG port.

Notes to Table 3-1:

(1) HIGHZ, CLAMP, and EXTEST instructions do not disable weak pull-up resistors or bus hold features.

(2) These instructions are shown in the 1532 BSDL files, which will be posted on the Altera® website at www.altera.com when they are available.

Unsupported JTAG instructions should not be issued to the MAX II device as this may put the device into an unknown state, requiring a power cycle to recover device operation.

The MAX II device instruction register length is 10 bits and the USERCODE register length is 32 bits. Table 3–2 and Table 3–3 show the boundary-scan register length and device IDCODE information for MAX II devices.

Table 3–2. MAX II Boundary-Scan Register Length

Device	Boundary-Scan Register Length
EPM240	240
EPM570	480
EPM1270	636
EPM2210	816

Table 3-3. 32-Bit MAX II Device IDCODE (Part 1 of 2)

Device	Version (4 Bits)	Part Number	Manufacturer Identity (11 Bits)	LSB (1 Bit) <i>(2)</i>	HEX IDCODE
EPM240	0000	0010 0000 1010 0001	000 0110 1110	1	0x020A10DD
EPM240G					
EPM570	0000	0010 0000 1010 0010	000 0110 1110	1	0x020A20DD
EPM570G					
EPM1270	0000	0010 0000 1010 0011	000 0110 1110	1	0x020A30DD
EPM1270G					
EPM2210	0000	0010 0000 1010 0100	000 0110 1110	1	0x020A40DD
EPM2210G					

Device	Version (4 Bits)	Part Number	Manufacturer Identity (11 Bits)	LSB (1 Bit) <i>(2)</i>	HEX IDCODE		
EPM240Z	0000	0010 0000 1010 0101	000 0110 1110	1	0x020A50DD		
EPM570Z	0000	0010 0000 1010 0110	000 0110 1110	1	0x020A60DD		

Table 3-3. 32-Bit MAX II Device IDCODE (Part 2 of 2)

Notes to Table 3-2:

(1) The most significant bit (MSB) is on the left.

(2) The IDCODE's least significant bit (LSB) is always 1.

JTAG Block

The MAX II JTAG block feature allows you to access the JTAG TAP and state signals when either the USER0 or USER1 instruction is issued to the JTAG TAP. The USER0 and USER1 instructions bring the JTAG boundary-scan chain (TDI) through the user logic instead of the MAX II device's boundary-scan cells. Each USER instruction allows for one unique user-defined JTAG chain into the logic array.

Parallel Flash Loader

The JTAG block ability to interface JTAG to non-JTAG devices is ideal for generalpurpose flash memory devices (such as Intel- or Fujitsu-based devices) that require programming during in-circuit test. The flash memory devices can be used for FPGA configuration or be part of system memory. In many cases, the MAX II device is already connected to these devices as the configuration control logic between the FPGA and the flash device. Unlike ISP-capable CPLD devices, bulk flash devices do not have JTAG TAP pins or connections. For small flash devices, it is common to use the serial JTAG scan chain of a connected device to program the non-JTAG flash device. This is slow and inefficient in most cases and impractical for large parallel flash devices. Using the MAX II device's JTAG block as a parallel flash loader, with the Quartus II software, to program and verify flash contents provides a fast and costeffective means of in-circuit programming during test. Figure 3–1 shows MAX II being used as a parallel flash loader.

[•] For JTAG AC characteristics, refer to the *DC* and *Switching Characteristics* chapter in the *MAX II Device Handbook*.

For more information about JTAG BST, refer to the *IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices* chapter in the *MAX II Device Handbook*.

Document Revision History

Table 3–5 shows the revision history for this chapter.

Table 3–5	Document Revision History

Date and Revision	Changes Made	Summary of Changes
October 2008, version 1.6	 Updated New Document Format. 	—
December 2007,	 Added warning note after Table 3–1. 	_
version 1.5	 Updated Table 3–3 and Table 3–4. 	
	 Added "Referenced Documents" section. 	
December 2006, version 1.4	 Added document revision history. 	—
June 2005, version 1.3	 Added text and Table 3-4. 	—
June 2005, version 1.3	 Updated text on pages 3-5 to 3-8. 	—
June 2004, version 1.1	 Corrected Figure 3-1. Added CFM acronym. 	_

Make sure that the V_{CCNT} is within the recommended operating range even though SRAM download has completed.

Each I/O and clock pin has the circuitry shown in Figure 4–1.

Figure 4-1. Hot Socketing Circuit Block Diagram for MAX II Devices



The POR circuit monitors V_{CCINT} and V_{CCIO} voltage levels and keeps I/O pins tri-stated until the device has completed its flash memory configuration of the SRAM logic. The weak pull-up resistor (R) from the I/O pin to V_{CCIO} is enabled during download to keep the I/O pins from floating. The 3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V before V_{CCIO} and/or V_{CCINT} are powered, and it prevents the I/O pins from driving out when the device is not fully powered or operational. The hot socket circuit prevents I/O pins from internally powering V_{CCIO} and V_{CCINT} when driven by external signals before the device is powered.

٠.,

For information about 5.0-V tolerance, refer to the *Using MAX II Devices in Multi-Voltage Systems* chapter in the *MAX II Device Handbook*.

Figure 4–2 shows a transistor-level cross section of the MAX II device I/O buffers. This design ensures that the output buffers do not drive when V_{CCIO} is powered before V_{CCINT} or if the I/O pad voltage is higher than V_{CCIO} . This also applies for sudden voltage spikes during hot insertion. The V_{PAD} leakage current charges the 3.3-V tolerant circuit capacitance.

Referenced Documents

This chapter refereces the following documents:

- *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*
- Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook

Document Revision History

Table 4–1 shows the revision history for this chapter.

Table 4–1.	Document Revision History
	Boournent novioren motory

Date and Revision	Changes Made	Summary of Changes
October 2008, version2.1	 Updated "MAX II Hot-Socketing Specifications" and "Power-On Reset Circuitry" sections. 	_
	 Updated New Document Format. 	
December 2007, version 2.0	 Updated "Hot Socketing Feature Implementation in MAX II Devices" section. 	Updated document with MAX IIZ information.
	 Updated "Power-On Reset Circuitry" section. 	
	■ Updated Figure 4–5.	
	 Added "Referenced Documents" section. 	
December 2006, version 1.5	 Added document revision history. 	_
February 2006,	 Updated "MAX II Hot-Socketing Specifications" section. 	_
version 1.4	 Updated "AC and DC Specifications" section. 	
	 Updated "Power-On Reset Circuitry" section. 	
June 2005, version 1.3	 Updated AC and DC specifications on page 4-2. 	_
December 2004,	 Added content to Power-Up Characteristics section. 	—
version 1.2	■ Updated Figure 4-5.	
June 2004, version 1.1	Corrected Figure 4-2.	_

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I _{PULLUP}	I/O pin pull-up resistor current when I/O is unprogrammed	_	_	_	300	μA
C ₁₀	Input capacitance for user I/O pin	—	_	_	8	pF
C _{gclk}	Input capacitance for dual-purpose GCLK/user I/O pin	_			8	pF

 Table 5-4.
 MAX II Device DC Electrical Characteristics (Note 1) (Part 2 of 2)

Notes to Table 5-4:

- (1) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 3.3$ or 2.5 V, and $V_{CCIO} = 1.5$ V, 1.8 V, 2.5 V, or 3.3 V.
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies for all V_{ccio} settings (3.3, 2.5, 1.8, and 1.5 V).
- (3) V_1 = ground, no load, no toggling inputs.
- (4) Commercial temperature ranges from 0°C to 85°C with maximum current at 85°C.
- (5) Industrial temperature ranges from -40°C to 100°C with maximum current at 100°C.
- (6) This value applies to commercial and industrial range devices. For extended temperature range devices, the V_{SCHMITT} typical value is 300 mV for V_{CCI0} = 3.3 V and 120 mV for V_{CCI0} = 2.5 V.
- (7) The TCK input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all I/O standards.
- (8) This is a peak current value with a maximum duration of t_{CONFIG} time.
- (9) Pin pull-up resistance values will lower if an external source drives the pin higher than V_{CCIO}.

Power-Up Timing

Table 5–12 shows the power-up timing characteristics for MAX II devices.

Table 5-12. MAX II Power-Up Timing

Symbol	Parameter	Device	Min	Тур	Max	Unit
t _{config} (1)	The amount of time from when minimum V_{CCINT} is reached until the device enters user mode (2)	EPM240		_	200	μs
		EPM570	_	_	300	μs
		EPM1270		_	300	μs
		EPM2210			450	μs

Notes to Table 5-12:

(1) Table 5–12 values apply to commercial and industrial range devices. For extended temperature range devices, the t_{CONFIG} maximum values are as follows:
 Device Maximum

Device	Maximu
EPM240	300 µs
EPM570	400 µs
EPM1270	400 µs
EPM2210	500 µs

(2) For more information about POR trigger voltage, refer to the *Hot Socketing and Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*.

Power Consumption

Designers can use the Altera[®] PowerPlay Early Power Estimator and PowerPlay Power Analyzer to estimate the device power.

• For more information about these power analysis tools, refer to the *Understanding and Evaluating Power in MAX II Devices* chapter in the *MAX II Device Handbook* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Timing Model and Specifications

MAX II devices timing can be analyzed with the Altera Quartus[®] II software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 5–2.

MAX II devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

	1AX II /	MAX II	G		MAX IIZ									
		–3 S Gr	peed ade	-4 Speed -5 Grade G		–5 S Gr	-5 Speed –6 S Grade Gra		-6 Speed -7 S Grade Gr		Speed –8 S rade Gr		Speed ade	
Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	206	_	-20	—	-247	—	1,433	_	1,446	—	1,454	ps
	8 mA	—	891	—	665	—	438	—	1,332	_	1,345	—	1,348	ps
3.3-V LVCMOS	8 mA	_	206	_	-20	—	-247	_	1,433	_	1,446	_	1,454	ps
	4 mA	—	891	—	665	—	438	_	1,332	_	1,345	_	1,348	ps
2.5-V LVTTL / LVCMOS	14 mA	—	222	—	-4	—	-231	—	213	_	208	—	213	ps
	7 mA	—	943	—	717	—	490		166	_	161	_	166	ps
3.3-V PCI	20 mA		161		210	—	258		1,332	_	1,345		1,348	ps

Table 5–20. t_{XZ} IOE Microparameter Adders for Slow Slew Rate

The default slew rate setting for MAX II devices in the Quartus II design software is "fast".

	MAX II / MAX IIG							MAX IIZ						
		–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		l –7 Speed Grade		–8 Speed Grade		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{aclk}	Address register clock period	100	—	100	-	100	-	100	—	100	—	100	—	ns
t _{asu}	Address register shift signal setup to address register clock	20	_	20	_	20	_	20		20	_	20		ns
t _{AH}	Address register shift signal hold to address register clock	20	-	20	_	20	-	20	_	20	_	20		ns
t _{ADS}	Address register data in setup to address register clock	20	-	20	_	20	-	20	_	20	_	20		ns
t _{adh}	Address register data in hold from address register clock	20	-	20	_	20	_	20	_	20	_	20		ns
t _{dclk}	Data register clock period	100	—	100	-	100	-	100	_	100	—	100	_	ns
t _{DSS}	Data register shift signal setup to data register clock	60	-	60	_	60	-	60	_	60	_	60		ns
t _{dsh}	Data register shift signal hold from data register clock	20	-	20	_	20	-	20	—	20	—	20	_	ns

External Timing Parameters

External timing parameters are specified by device density and speed grade. All external I/O timing parameters shown are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different drive strengths, use the I/O standard input and output delay adders in Table 5–27 through Table 5–31.

Table 5–23 shows the external I/O timing parameters for EPM240 devices.

 Table 5–23.
 EPM240 Global Clock External I/O Timing Parameters
 (Part 1 of 2)

		MAX II / MAX IIG							MAX IIZ						
			-3 S Gi	Speed rade	–4 S Gr	Speed ade	–5 S Gr	Speed ade	-6 S Gr	Speed ade	-7 \$ Gr	Speed ade	–8 S Gr	Speed ade	•
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{PD1}	Worst case pin-to-pin delay through 1 look-up table (LUT)	10 pF		4.7	_	6.1	_	7.5	_	7.9		12.0	_	14.0	ns
t _{PD2}	Best case pin-to-pin delay through 1 LUT	10 pF	_	3.7	_	4.8	_	5.9	_	5.8	_	7.8	_	8.5	ns
t _{su}	Global clock setup time	_	1.7	_	2.2	—	2.7		2.4	_	4.1	_	4.6		ns
t _H	Global clock hold time	_	0		0	_	0		0		0		0		ns
t _{co}	Global clock to output delay	10 pF	2.0	4.3	2.0	5.6	2.0	6.9	2.0	6.6	2.0	8.1	2.0	8.6	ns
t _{cH}	Global clock high time	_	166		216	—	266		253		335		339		ps
t _{CL}	Global clock low time	_	166		216	_	266		253		335		339		ps
t _{cnt}	Minimum global clock period for 16-bit counter	_	3.3		4.0		5.0		5.4		8.1		8.4		ns

For more information about each external timing parameters symbol, refer to the *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook*.

		MAX II / MAX IIG							MAX IIZ						
		–3 Speed –4 Speed Grade Grade		–5 S Gr	–5 Speed –6 Sj Grade Gra		ipeed –7 Spee ade Grade		peed ade	ed –8 Speed Grade					
I/O Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
3.3-V LVTTL	16 mA	—	0	—	0	_	0	—	0	—	0	_	0	ps	
	8 mA	—	65	—	84	—	104	—	-6	—	-2	—	-3	ps	
3.3-V LVCMOS	8 mA	—	0	_	0	—	0	—	0	—	0	—	0	ps	
	4 mA	_	65	_	84	—	104	_	-6	—	-2		-3	ps	
2.5-V LVTTL /	14 mA	—	122	—	158	—	195	—	-63	—	-71	—	-88	ps	
LVCMOS	7 mA	—	193	_	251	_	309	—	10	—	-1	_	1	ps	
1.8-V LVTTL /	6 mA	—	568	—	738	—	909	—	128	—	118	_	118	ps	
LVCMOS	3 mA	—	654	—	850	—	1,046	—	352	—	327	—	332	ps	
1.5-V LVCMOS	4 mA	—	1,059	_	1,376	_	1,694	—	421	—	400	_	400	ps	
	2 mA	—	1,167	—	1,517	—	1,867	—	757	—	743	—	743	ps	
3.3-V PCI	20 mA	—	3	—	4	—	5	—	-6	—	-2		-3	ps	

Table 5–29. External Timing Output Delay and $t_{\mbox{\tiny OD}}$ Adders for Fast Slew Rate

	MAX II / MAX IIG							MAX IIZ						
	–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade			
I/O Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	7,064		6,745	—	6,426	_	5,966	—	5,992	—	6,118	ps
	8 mA	_	7,946		7,627		7,308	_	6,541	—	6,570	_	6,720	ps
3.3-V LVCMOS	8 mA	—	7,064		6,745		6,426	_	5,966	—	5,992	—	6,118	ps
	4 mA	—	7,946		7,627		7,308	_	6,541	—	6,570	—	6,720	ps
2.5-V LVTTL /	14 mA	—	10,434		10,115		9,796	_	9,141	—	9,154	—	9,297	ps
LVCMOS	7 mA	—	11,548		11,229		10,910	_	9,861	—	9,874	—	10,037	ps
1.8-V LVTTL /	6 mA	—	22,927		22,608		22,289	_	21,811	—	21,854	—	21,857	ps
LVCMOS	3 mA	—	24,731		24,412		24,093	_	23,081	—	23,034	—	23,107	ps
1.5-V LVCMOS	4 mA	—	38,723		38,404		38,085	_	39,121	—	39,124	—	39,124	ps
	2 mA	—	41,330		41,011		40,692	_	40,631	—	40,634	—	40,634	ps
3.3-V PCI	20 mA	—	261		339	_	418	_	6,644	-	6,627	—	6,914	ps

Table 5–31. MAX II IOE Programmable Delays

MAX II / MAX IIG							MAX IIZ						
	-3 : Gi	Speed rade	-4 Gi	Speed rade	–5 \$ Gr	Speed ade	–6 S Gra	Speed ade	–7 \$ Gr	Speed ade	-8 \$ Gi	Speed ade	
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input Delay from Pin to Internal Cells = 1	—	1,225	—	1,592	—	1,960	_	1,858	—	2,171	—	2,214	ps
Input Delay from Pin to Internal Cells = 0	-	89	-	115	_	142	—	569	—	609	-	616	ps

Maximum Input and Output Clock Rates

Table 5–32 and Table 5–33 show the maximum input and output clock rates for standard I/O pins in MAX II devices.

Table 5-32. MAX II Maximum Input Clock Rate for I/O

		м	AX II / MAX	IIG		MAX IIZ		
1/0 St	–3 Speed Grade	–4 Speed Grade	–5 Speed Grade	–6 Speed Grade	–7 Speed Grade	–8 Speed Grade	Unit	
3.3-V LVTTL	Without Schmitt Trigger	304	304	304	304	304	304	MHz
	With Schmitt Trigger	250	250	250	250	250	250	MHz
3.3-V LVCMOS	Without Schmitt Trigger	304	304	304	304	304	304	MHz
	With Schmitt Trigger	250	250	250	250	250	250	MHz
2.5-V LVTTL	Without Schmitt Trigger	220	220	220	220	220	220	MHz
	With Schmitt Trigger	188	188	188	188	188	188	MHz
2.5-V LVCMOS	Without Schmitt Trigger	220	220	220	220	220	220	MHz
	With Schmitt Trigger	188	188	188	188	188	188	MHz
1.8-V LVTTL	Without Schmitt Trigger	200	200	200	200	200	200	MHz
1.8-V LVCMOS	Without Schmitt Trigger	200	200	200	200	200	200	MHz
1.5-V LVCMOS	Without Schmitt Trigger	150	150	150	150	150	150	MHz
3.3-V PCI	Without Schmitt Trigger	304	304	304	304	304	304	MHz

Symbol	Parameter	Min	Max	Unit
t _{JPSU}	JTAG port setup time (2)	8	_	ns
t _{jph}	JTAG port hold time	10	_	ns
t _{JPC0}	JTAG port clock to output (2)		15	ns
t _{JPZX}	JTAG port high impedance to valid output (2)	_	15	ns
t _{jpxz}	JTAG port valid output to high impedance (2)	_	15	ns
t _{ussu}	Capture register setup time	8	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{usco}	Update register clock to output		25	ns
t _{JSZX}	Update register high impedance to valid output	_	25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Table 5–34. MAX II JTAG Timing Parameters (Part 2 of 2)

Notes to Table 5-34:

(1) Minimum clock period specified for 10 pF load on the TDO pin. Larger loads on TDO will degrade the maximum TCK frequency.

(2) This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the t_{JPSU} minimum is 6 ns and t_{JPC0}, t_{JPZX}, and t_{JPXZ} are maximum values at 35 ns.

Referenced Documents

This chapter references the following documents:

- *I/O Structure* section in the *MAX II Architecture* chapter in the *MAX II Device Handbook*
- Hot Socketing and Power-On Reset in MAX II Devices chapter in the MAX II Device Handbook
- Operating Requirements for Altera Devices Data Sheet
- PowerPlay Power Analysis chapter in volume 3 of the Quartus II Handbook
- Understanding and Evaluating Power in MAX II Devices chapter in the MAX II Device Handbook
- Understanding Timing in MAX II Devices chapter in the MAX II Device Handbook
- Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook

6. Reference and Ordering Information

Software

MAX® II devices are supported by the Altera® Quartus® II design software with new, optional MAX+PLUS® II look and feel, which provides HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, and device programming. Refer to the Design Software Selector Guide for more details about the Quartus II software features.

The Quartus II software supports the Windows XP/2000/NT, Sun Solaris, Linux Red Hat v8.0, and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink interface.

Device Pin-Outs

Printed device pin-outs for MAX II devices are available on the Altera website (www.altera.com).

Ordering Information

Figure 6–1 describes the ordering codes for MAX II devices. For more information about a specific package, refer to the *Package Information* chapter in the *MAX II Device Handbook*.



Figure 6-1. MAX II Device Packaging Ordering Information