E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	2.5V, 3.3V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	76
Operating Temperature	-40°C ~ 100°C (TJ)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-FBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570f100i5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX II devices have an internal linear voltage regulator which supports external supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating voltage of 1.8 V. MAX IIG and MAX IIZ devices only accept 1.8 V as the external supply voltage. MAX IIZ devices are pin-compatible with MAX IIG devices in the 100-pin Micro FineLine BGA and 256-pin Micro FineLine BGA packages. Except for external supply voltage requirements, MAX II and MAX II G devices have identical pin-outs and timing specifications. Table 1–5 shows the external supply voltages supported by the MAX II family.

Table 1–5. MAX II External Supply Voltages

Devices	EPM240 EPM570 EPM1270 EPM2210	EPM240G EPM570G EPM1270G EPM2210G EPM240Z EPM570Z <i>(1)</i>
MultiVolt core external supply voltage (V_{CCINT}) (2)	3.3 V, 2.5 V	1.8 V
MultiVolt I/O interface voltage levels (V _{ccio})	1.5 V, 1.8 V, 2.5 V, 3.3 V	1.5 V, 1.8 V, 2.5 V, 3.3 V

Notes to Table 1-5:

(1) MAX IIG and MAX IIZ devices only accept 1.8 V on their VCCINT pins. The 1.8-V V_{CCINT} external supply powers the device core directly.

(2) MAX II devices operate internally at 1.8 V.

Referenced Documents

This chapter references the following documents:

- DC and Switching Characteristics chapter in the MAX II Device Handbook
- MAX II Logic Element to Macrocell Conversion Methodology white paper


Document Revision History

Table 1–6 shows the revision history for this chapter.

 Table 1–6.
 Document Revision History

Date and Revision	Changes Made	Summary of Changes
August 2009, version 1.9	 Updated Table 1–2. 	Added information for speed grade –8
October 2008,	 Updated "Introduction" section. 	_
version 1.8	 Updated new Document Format. 	
December 2007,	 Updated Table 1–1 through Table 1–5. 	Updated document with MAX IIZ information.
version1.7	 Added "Referenced Documents" section. 	
December 2006, version 1.6	 Added document revision history. 	_
August 2006, version 1.5	 Minor update to features list. 	_
July 2006, version 1.4	 Minor updates to tables. 	_

Figure 2-4. DirectLink Connection



LAB Control Signals

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, a synchronous clear, an asynchronous preset/load, a synchronous load, and add/subtract control signals, providing a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal also uses labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal turns off the LAB-wide clock.

Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. By default, the Quartus II software uses a NOT gate push-back technique to achieve preset. If you disable the NOT gate push-back option or assign a given register to power-up high using the Quartus II software, the preset is then achieved using the asynchronous load signal with asynchronous load data input tied high.


With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB column clocks [3..0], driven by the global clock network, and LAB local interconnect generate the LAB-wide control signals. The MultiTrack interconnect structure drives the LAB local interconnect for non-global control signal generation. The MultiTrack interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–5 shows the LAB control signal generation circuit.

The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals: one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry-select for the carry-out0 output and carry-in1 acts as the carry-select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.

Figure 2–8. LE in Dynamic Arithmetic Mode



Note to Figure 2-8:

(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.

Carry-Select Chain

The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within an LAB.

Internal Oscillator

As shown in Figure 2–15, the dedicated circuitry within the UFM block contains an oscillator. The dedicated circuitry uses this internally for its read and program operations. This oscillator's divide by 4 output can drive out of the UFM block as a logic interface clock source or for general-purpose logic clocking. The typical OSC output signal frequency ranges from 3.3 to 5.5 MHz, and its exact frequency of operation is not programmable.

Program, Erase, and Busy Signals

The UFM block's dedicated circuitry automatically generates the necessary internal program and erase algorithm once the PROGRAM or ERASE input signals have been asserted. The PROGRAM or ERASE signal must be asserted until the busy signal deasserts, indicating the UFM internal program or erase operation has completed. The UFM block also supports JTAG as the interface for programming and/or reading.



For more information about programming and erasing the UFM block, refer to the *Using User Flash Memory in MAX II Devices* chapter in the *MAX II Device Handbook*.

Auto-Increment Addressing

The UFM block supports standard read or stream read operations. The stream read is supported with an auto-increment address feature. Deasserting the ARSHIFT signal while clocking the ARCLK signal increments the address register value to read consecutive locations from the UFM array.

Serial Interface

The UFM block supports a serial interface with serial address and data signals. The internal shift registers within the UFM block for address and data are 9 bits and 16 bits wide, respectively. The Quartus II software automatically generates interface logic in LEs for a parallel address and data interface to the UFM block. Other standard protocol interfaces such as SPI are also automatically generated in LE logic by the Quartus II software.

• For more information about the UFM interface signals and the Quartus II LE-based alternate interfaces, refer to the *Using User Flash Memory in MAX II Devices* chapter in the *MAX II Device Handbook*.

UFM Block to Logic Array Interface

The UFM block is a small partition of the flash memory that contains the CFM block, as shown in Figure 2–1 and Figure 2–2. The UFM block for the EPM240 device is located on the left side of the device adjacent to the left most LAB column. The UFM block for the EPM570, EPM1270, and EPM2210 devices is located at the bottom left of the device. The UFM input and output signals interface to all types of interconnects (R4 interconnect, C4 interconnect, and DirectLink interconnect to/from adjacent LAB rows). The UFM signals can also be driven from global clocks, GCLK[3..0]. The interface region for the EPM240 device is shown in Figure 2–16. The interface regions for EPM570, EPM1270, and EPM2210 devices are shown in Figure 2–17.

I/O Structure

IOEs support many features, including:

- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 66-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection
- Programmable input delay

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

Fast I/O Connection

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and t_{PD} propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figure 2–20, Figure 2–21, and Figure 2–22 illustrate the fast I/O connection.




Figure 2–21 shows how a column I/O block connects to the logic array.




Note to Figure 2-21:


```
(1) Each of the four IOEs in the column I/O block can have one data_out or fast_out output, one OE output, and one data_in input.
```

I/O Standards and Banks

MAX II device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI





Notes to Figure 2-23:

(1) Figure 2–23 is a top view of the silicon die.

(2) Figure 2–23 is a graphical representation only. Refer to the pin list and the Quartus II software for exact pin locations.


Each I/O bank has dedicated V_{CCIO} pins that determine the voltage standard support in that bank. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard. Each I/O bank can support multiple standards with the same V_{CCIO} for input and output pins. For example, when V_{CCIO} is 3.3 V, Bank 3 can support LVTTL, LVCMOS, and 3.3-V PCI. V_{CCIO} powers both the input and output buffers in MAX II devices.

The JTAG pins for MAX II devices are dedicated pins that cannot be used as regular I/O pins. The pins TMS, TDI, TDO, and TCK support all the I/O standards shown in Table 2–4 on page 2–27 except for PCI. These pins reside in Bank 1 for all MAX II devices and their I/O standard support is controlled by the V_{CCIO} setting for Bank 1.

PCI Compliance

The MAX II EPM1270 and EPM2210 devices are compliant with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision* 2.2. These devices are also large enough to support PCI intellectual property (IP) cores. Table 2–5 shows the MAX II device speed grades that meet the PCI timing specifications.

Figure 3-1. MAX II Parallel Flash Loader



Notes to Figure 3-1:

(1) This block is implemented in LEs.

(2) This function is supported in the Quartus II software.

In System Programmability

MAX II devices can be programmed in-system via the industry standard 4-pin IEEE Std. 1149.1 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The logic, circuitry, and interconnects in the MAX II architecture are configured with flash-based SRAM configuration elements. These SRAM elements require configuration data to be loaded each time the device is powered. The process of loading the SRAM data is called configuration. The on-chip configuration flash memory (CFM) block stores the SRAM element's configuration data. The CFM block stores the design's configuration pattern in a reprogrammable flash array. During ISP, the MAX II JTAG and ISP circuitry programs the design pattern into the CFM block's non-volatile flash array.

The MAX II JTAG and ISP controller internally generate the high programming voltages required to program the CFM cells, allowing in-system programming with any of the recommended operating external voltage supplies (that is, 3.3 V/2.5 V or 1.8 V for the MAX IIG and MAX IIZ devices). ISP can be performed anytime after V_{CCINT} and all V_{CCIO} banks have been fully powered and the device has completed the configuration power-up time. By default, during in-system programming, the I/O pins are tri-stated and weakly pulled-up to V_{CCIO} to eliminate board conflicts. The insystem programming clamp and real-time ISP feature allow user control of I/O state or behavior during ISP.

For more information, refer to "In-System Programming Clamp" on page 3–6 and "Real-Time ISP" on page 3–7.

These devices also offer an ISP_DONE bit that provides safe operation when insystem programming is interrupted. This ISP_DONE bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

Document Revision History

Table 3–5 shows the revision history for this chapter.

Table 3–5.	Document Revision History

Date and Revision	Changes Made	Summary of Changes
October 2008, version 1.6	 Updated New Document Format. 	-
December 2007, version 1.5	Added warning note after Table 3–1.	—
	Updated Table 3–3 and Table 3–4.	
	 Added "Referenced Documents" section. 	
December 2006, version 1.4	Added document revision history.	_
June 2005, version 1.3	Added text and Table 3-4.	-
June 2005, version 1.3	 Updated text on pages 3-5 to 3-8. 	_
June 2004, version 1.1	Corrected Figure 3-1. Added CFM acronym.	_

I/O Pins Remain Tri-Stated during Power-Up

A device that does not support hot-socketing may interrupt system operation or cause contention by driving out before or during power-up. In a hot socketing situation, the MAX II device's output buffers are turned off during system power-up. MAX II devices do not drive out until the device attains proper operating conditions and is fully configured. Refer to "Power-On Reset Circuitry" on page 4–5 for information about turn-on voltages.

Signal Pins Do Not Drive the V_{cco} or V_{ccont} Power Supplies

MAX II devices do not have a current path from I/O pins or GCLK[3..0] pins to the V_{CCIO} or V_{CCINT} pins before or during power-up. A MAX II device may be inserted into (or removed from) a system board that was powered up without damaging or interfering with system-board operation. When hot socketing, MAX II devices may have a minimal effect on the signal integrity of the backplane.

AC and DC Specifications

You can power up or power down the V_{CCIO} and V_{CCINT} pins in any sequence. During hot socketing, the I/O pin capacitance is less than 8 pF. MAX II devices meet the following hot socketing specifications:

- The hot socketing DC specification is: $|I_{IOPIN}| < 300 \,\mu\text{A}$.
- The hot socketing AC specification is: | I_{IOPIN} | < 8 mA for 10 ns or less.

MAX II devices are immune to latch-up when hot socketing. If the TCK JTAG input pin is driven high during hot socketing, the current on that pin might exceed the specifications above.

 I_{IOPIN} is the current at any user I/O pin on the device. The AC specification applies when the device is being powered up or powered down. This specification takes into account the pin capacitance but not board trace and external loading capacitance. Additional capacitance for trace, connector, and loading must be taken into consideration separately. The peak current duration due to power-up transients is 10 ns or less.

The DC specification applies when all V_{cc} supplies to the device are stable in the powered-up or powered-down conditions.

Hot Socketing Feature Implementation in MAX II Devices

The hot socketing feature turns off (tri-states) the output buffer during the power-up event (either V_{CCINT} or V_{CCIO} supplies) or power-down event. The hot-socket circuit generates an internal HOTSCKT signal when either V_{CCINT} or V_{CCIO} is below the threshold voltage during power-up or power-down. The HOTSCKT signal cuts off the output buffer to make sure that no DC current (except for weak pull-up leaking) leaks through the pin. When V_{CC} ramps up very slowly during power-up, V_{CC} may still be relatively low even after the power-on reset (POR) signal is released and device configuration is complete.

Recommended Operating Conditions

Table 5–2 shows the MAX II device family recommended operating conditions.

Table 5-2. MAX II Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V _{ccint} (1)	3.3-V supply voltage for internal logic and ISP	MAX II devices	3.00	3.60	V
	2.5-V supply voltage for internal logic and ISP	MAX II devices	2.375	2.625	V
	1.8-V supply voltage for internal logic and ISP	MAX IIG and MAX IIZ devices	1.71	1.89	V
V _{ccio} (1)	Supply voltage for I/O buffers, 3.3-V operation	_	3.00	3.60	V
	Supply voltage for I/O buffers, 2.5-V operation	_	2.375	2.625	V
	Supply voltage for I/O buffers, 1.8-V operation	_	1.71	1.89	V
	Supply voltage for I/O buffers, 1.5-V operation	_	1.425	1.575	V
V	Input voltage	(2), (3), (4)	-0.5	4.0	V
V ₀	Output voltage	—	0	Vccio	V
TJ	Operating junction temperature	Commercial range	0	85	°C
		Industrial range	-40	100	°C
		Extended range (5)	-40	125	°C

Notes to Table 5-2:

(1) MAX II device in-system programming and/or user flash memory (UFM) programming via JTAG or logic array is not guaranteed outside the recommended operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, users are recommended to read back UFM contents and verify against the intended write data).

(2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

(3) During transitions, the inputs may overshoot to the voltages shown in the following table based upon input duty cycle. The DC case is equivalent to 100% duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook.

- Max. Duty Cycle V_ℕ 4.0 V
- 100% (DC)
- 4.1 90%
- 4.2 50%
- 4.3 30%
- 17% 4.4
- 4.5 10%


(4) All pins, including clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.

(5) For the extended temperature range of 100 to 125° C, MAX II UFM programming (erase/write) is only supported via the JTAG interface. UFM programming via the logic array interface is not guaranteed in this range.

Output Drive Characteristics

Figure 5–1 shows the typical drive strength characteristics of MAX II devices.





Note to Figure 5–1:

(1) The DC output current per pin is subject to the absolute maximum rating of Table 5-1.

I/O Standard Specifications

Table 5–5 through Table 5–10 show the MAX II device family I/O standard specifications.

Table 5–5.	3.3-V LVTTL	Specifications
------------	-------------	----------------

Symbol	Parameter	Parameter Conditions Minimu		Maximum	Unit
V _{CCIO}	I/O supply voltage	—	3.0	3.6	V
V _{IH}	High-level input voltage	—	1.7	4.0	V
VIL	Low-level input voltage	—	-0.5	0.8	V
V _{OH}	High-level output voltage	IOH = -4 mA (1)	2.4		V
V _{OL}	Low-level output voltage	IOL = 4 mA (1)		0.45	V

Table 5–6. 3.3-V LVCMOS Specifications (Part 1 of 2)

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V _{CCIO}	I/O supply voltage	—	3.0	3.6	V
V _{IH}	High-level input voltage		1.7	4.0	V
VIL	Low-level input voltage		-0.5	0.8	V

Device	Preliminary	Final
EPM1270	—	\checkmark
EPM2210	_	\checkmark

Table 5-13.	MAX II Device	Timing Model Status	(Part 2 of 2)
-------------	---------------	---------------------	---------------

Note to Table 5-13:

(1) The MAX IIZ device timing models are only available in the Quartus II software version 8.0 and later.

Performance

Table 5–14 shows the MAX II device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions. Performance values for –3, –4, and –5 speed grades are based on an EPM1270 device target, while –6, –7, and –8 speed grades are based on an EPM570Z device target.

Table 5–14. MAX II Device Performance

					Performance						
		Reso	Resources Used		MAX II / MAX IIG		MAX IIZ				
Resource Used	Design Size and Function	Mode	LEs	UFM Blocks	–3 Speed Grade	–4 Speed Grade	–5 Speed Grade	–6 Speed Grade	–7 Speed Grade	–8 Speed Grade	Unit
LE	16-bit counter (1)	—	16	0	304.0	247.5	201.1	184.1	123.5	118.3	MHz
	64-bit counter (1)	—	64	0	201.5	154.8	125.8	83.2	83.2	80.5	MHz
	16-to-1 multiplexer	—	11	0	6.0	8.0	9.3	17.4	17.3	20.4	ns
	32-to-1 multiplexer	—	24	0	7.1	9.0	11.4	12.5	22.8	25.3	ns
	16-bit XOR function	—	5	0	5.1	6.6	8.2	9.0	15.0	16.1	ns
	16-bit decoder with single address line	—	5	0	5.2	6.6	8.2	9.2	15.0	16.1	ns
UFM	512 × 16	None	3	1	10.0	10.0	10.0	10.0	10.0	10.0	MHz
	512 × 16	SPI (2)	37	1	8.0	8.0	8.0	9.7	9.7	9.7	MHz
	512 × 8	Parallel <i>(3)</i>	73	1	(4)	(4)	(4)	(4)	(4)	(4)	MHz
	512 × 16	I²C <i>(3)</i>	142	1	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	kHz

Notes to Table 5-14:

(1) This design is a binary loadable up counter.

(2) This design is configured for read-only operation in Extended mode. Read and write ability increases the number of LEs used.

(3) This design is configured for read-only operation. Read and write ability increases the number of LEs used.

(4) This design is asynchronous.

(5) The I²C megafunction is verified in hardware up to 100-kHz serial clock line (SCL) rate.

Internal Timing Parameters

Internal timing parameters are specified on a speed grade basis independent of device density. Table 5–15 through Table 5–22 describe the MAX II device internal timing microparameters for logic elements (LEs), input/output elements (IOEs), UFM blocks, and MultiTrack interconnects. The timing values for –3, –4, and –5 speed grades shown in Table 5–15 through Table 5–22 are based on an EPM1270 device target, while –6, –7, and –8 speed grade values are based on an EPM570Z device target.

•••

For more explanations and descriptions about each internal timing microparameters symbol, refer to the *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook*.

Table 5–15. LE Internal Timing Microparameters

			I	MAX II	/ MAX I	IG								
			–3 Speed Grade		–4 Speed Grade		Speed rade		Speed rade	–7 Speed Grade		–8 Speed Grade		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{lut}	LE combinational LUT delay	—	571	-	742	_	914	_	1,215	—	2,247	-	2,247	ps
t _{сомв}	Combinational path delay	_	147	-	192	_	236	_	243	—	305	_	309	ps
t _{clr}	LE register clear delay	238	—	309		381		401	_	541	_	545		ps
t _{PRE}	LE register preset delay	238	_	309	_	381	_	401	_	541	_	545		ps
t _{su}	LE register setup time before clock	208	—	271		333		260	_	319	_	321		ps
t _H	LE register hold time after clock	0	_	0	_	0	_	0	_	0	_	0		ps
t _{co}	LE register clock- to-output delay	—	235	-	305	_	376	_	380	—	489	_	494	ps
$t_{\rm clkhl}$	Minimum clock high or low time	166	—	216	_	266	_	253	_	335	_	339	_	ps
t _c	Register control delay	_	857	—	1,114	_	1,372	_	1,356	—	1,722	_	1,741	ps

			Γ	MAX II ,	/ MAX II	G								
		–3 Speed - Grade			–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		peed ade	–8 Speed Grade		
Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1.5-V LVCMOS	4 mA	—	1,118	—	1,454		1,789	—	580		588	—	588	ps
	2 mA	—	2,410	_	3,133	_	3,856	_	915	_	923	—	923	ps
3.3-V PCI	20 mA	_	19		25	_	31	_	72		71		74	ps

 Table 5–17.
 t_{ZX} IOE Microparameter Adders for Fast Slew Rate
 (Part 2 of 2)

Table 5–18.	t _{ZX} IOE Microparameter Adders for Slow Slew Rate	
-------------	--	--

			Γ	II XAN	/ MAX IIG					MA	X IIZ			
		-	Speed rade	-	Speed irade	-	Speed rade	-	Speed ade	-	Speed rade	-	Speed 'ade	
Standar	d	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	6,350	—	6,050	—	5,749	—	5,951	—	5,952	—	6,063	ps
	8 mA		9,383	—	9,083	—	8,782	—	6,534	—	6,533	—	6,662	ps
3.3-V LVCMOS	8 mA		6,350	—	6,050	—	5,749	—	5,951	—	5,952	—	6,063	ps
	4 mA		9,383	—	9,083	—	8,782	—	6,534	—	6,533	—	6,662	ps
2.5-V LVTTL /	14 mA	_	10,412	—	10,112	—	9,811	—	9,110	—	9,105	—	9,237	ps
LVCMOS	7 mA	—	13,613	—	13,313	—	13,012	—	9,830	-	9,835	—	9,977	ps
3.3-V PCI	20 mA		-75	—	-97	—	-120	—	6,534		6,533	—	6,662	ps

Table 5–19. t_{XZ} IOE Microparameter Adders for Fast Slew Rate

			N	AX II /	MAX II	G				MA	X IIZ			
		–3 Speed Grade			-4 Speed -5 Speed Grade Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade			
Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	0	—	0	—	0	—	0	—	0	—	0	ps
	8 mA	_	-56	_	-72	—	-89		-69		-69	—	-69	ps
3.3-V LVCMOS	8 mA	—	0	_	0	—	0		0		0	—	0	ps
	4 mA		-56	_	-72	—	-89		-69		-69	—	-69	ps
2.5-V LVTTL /	14 mA	_	-3	_	-4	_	-5		-7		-11	—	-11	ps
LVCMOS	7 mA		-47	_	-61	—	-75		-66	_	-70	—	-70	ps
1.8-V LVTTL /	6 mA	_	119	_	155	—	191	_	45		34	—	37	ps
LVCMOS	3 mA		207	_	269	_	331		34		22	—	25	ps
1.5-V LVCMOS	4 mA		606	_	788	—	970	_	166	_	154	—	155	ps
	2 mA	—	673	_	875	—	1,077	_	190	_	177	—	179	ps
3.3-V PCI	20 mA	—	71	—	93	—	114	_	-69	—	-69	—	-69	ps

			M	AX II /	MAX II	G				MA	X IIZ			
	Symbol Boxemeter		–3 Speed Grade		peed ade	–5 S Gra	peed ide		peed ade		peed ade	–8 Speed Grade		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t_{DDS}	Data register data in setup to data register clock	20		20		20	_	20		20		20		ns
t _{ddh}	Data register data in hold from data register clock	20	_	20	_	20	_	20	_	20	_	20		ns
t _{DP}	Program signal to data clock hold time	0	-	0	—	0	-	0	-	0	-	0	_	ns
t _{PB}	Maximum delay between program rising edge to UFM busy signal rising edge		960		960		960		960		960		960	ns
t _{BP}	Minimum delay allowed from UFM busy signal going low to program signal going low	20		20		20	_	20	_	20	_	20		ns
t _{ppmx}	Maximum length of busy pulse during a program		100		100	—	100	_	100	_	100		100	μs
t _{AE}	Minimum erase signal to address clock hold time	0		0		0	_	0		0	_	0		ns
t _{EB}	Maximum delay between the erase rising edge to the UFM busy signal rising edge		960		960		960	_	960		960		960	ns
t _{be}	Minimum delay allowed from the UFM busy signal going low to erase signal going low	20		20	_	20	_	20	_	20	_	20		ns
t _{epmx}	Maximum length of busy pulse during an erase		500		500		500	_	500		500		500	ms
t_{DCO}	Delay from data register clock to data register output		5		5		5	_	5		5		5	ns

Table 5-21. UFM Block Internal Timing Microparameters (Part 2 of 3)

External Timing Parameters

External timing parameters are specified by device density and speed grade. All external I/O timing parameters shown are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different drive strengths, use the I/O standard input and output delay adders in Table 5–27 through Table 5–31.



For more information about each external timing parameters symbol, refer to the *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook*.

Table 5–23 shows the external I/O timing parameters for EPM240 devices.

				MAX II / MAX IIG				MAX IIZ							
				Speed rade		Speed ade	-								
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{PD1}	Worst case pin-to-pin delay through 1 look-up table (LUT)	10 pF		4.7	_	6.1	_	7.5	_	7.9		12.0	_	14.0	ns
t _{PD2}	Best case pin-to-pin delay through 1 LUT	10 pF		3.7	_	4.8	_	5.9	_	5.8	_	7.8	_	8.5	ns
t _{su}	Global clock setup time	_	1.7		2.2		2.7		2.4		4.1	_	4.6		ns
t _H	Global clock hold time	_	0		0		0	_	0	_	0		0		ns
t _{co}	Global clock to output delay	10 pF	2.0	4.3	2.0	5.6	2.0	6.9	2.0	6.6	2.0	8.1	2.0	8.6	ns
t _{ch}	Global clock high time	—	166		216		266	_	253	_	335	_	339	_	ps
t _{CL}	Global clock low time	_	166		216	_	266		253		335	_	339	_	ps
t _{cnt}	Minimum global clock period for 16-bit counter	_	3.3		4.0		5.0	_	5.4	_	8.1		8.4		ns

 Table 5–23.
 EPM240 Global Clock External I/O Timing Parameters
 (Part 1 of 2)

Document Revision History

Table 5–35 shows the revision history for this chapter.

 Table 5–35.
 Document Revision History (Part 1 of 2)

Date and Revision	Changes Made	Summary of Changes
August 2009,	Added Table 5–28, Table 5–29, and Table 5–30.	Added information for
version 2.5	 Updated Table 5–2, Table 5–4, Table 5–14, Table 5–15, Table 5–16, Table 5–17, Table 5–18, Table 5–19, Table 5–20, Table 5–21, Table 5–22, Table 5–23, Table 5–24, Table 5–27, Table 5–31, Table 5–32, and Table 5–33. 	speed grade –8
November 2008,	Updated Table 5–2.	_
version 2.4	 Updated "Internal Timing Parameters" section. 	
October 2008,	Updated New Document Format.	_
version 2.3	 Updated Figure 5-1. 	
July 2008, version 2.2	 Updated Table 5–14 , Table 5–23 , and Table 5–24. 	_
March 2008, version 2.1	Added (Note 5) to Table 5–4.	_
December 2007,	 Updated (Note 3) and (4) to Table 5–1. 	Updated document with
version 2.0	 Updated Table 5–2 and added (Note 5). 	MAX IIZ information.
	 Updated ICCSTANDBY and ICCPOWERUP information and added IPULLUP information in Table 5–4. 	
	Added (Note 1) to Table 5–10.	
	 Updated Figure 5–2. 	
	Added (Note 1) to Table 5–13.	
	 Updated Table 5–13 through Table 5–24, and Table 5–27 through Table 5–30. 	
	 Added tCOMB information to Table 5–15. 	
	 Updated Figure 5–6. 	
	 Added "Referenced Documents" section. 	
December 2006,	Added note to Table 5–1.	—
version 1.8	 Added document revision history. 	
July 2006, version 1.7	 Minor content and table updates. 	_
February 2006,	 Updated "External Timing I/O Delay Adders" section. 	—
version 1.6	 Updated Table 5–29. 	
	 Updated Table 5–30. 	
November 2005, version 1.5	 Updated Tables 5-2, 5-4, and 5-12. 	—
August 2005,	 Updated Figure 5-1. 	_
version 1.4	Updated Tables 5-13, 5-16, and 5-26.	
	 Removed Note 1 from Table 5-12. 	

Referenced Documents

This chapter references the following document:

Package Information chapter in the MAX II Device Handbook

Document Revision History

Table 6–1 shows the revision history for this chapter.

Table 6-1. Document Revision Hi	istory
---------------------------------	--------

Date and Revision	Changes Made	Summary of Changes
August 2009, version 1.6	■ Updated Figure 6–1.	Added information for speed grade –8
October 2008, version 1.5	 Updated New Document Format. 	—
December 2007, version 1.4	 Added "Referenced Documents" section. Updated Figure 6–1. 	Updated document with MAX IIZ information.
December 2006, version 1.3	 Added document revision history. 	_
October 2006, version 1.2	Updated Figure 6-1.	—
June 2005, version 1.1	 Removed Dual Marking section. 	—

6–2