

Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

Details	
Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	1.71V ~ 1.89V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	160
Operating Temperature	0°C ~ 85°C (TJ)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570gf256c4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1-2 Chapter 1: Introduction
Features


Table 1–1 shows the MAX II family features.

Table 1-1. MAX II Family Features

Feature	EPM240 EPM240G	EPM570 EPM570G	EPM1270 EPM1270G	EPM2210 EPM2210G	EPM240Z	EPM570Z
LEs	240	570	1,270	2,210	240	570
Typical Equivalent Macrocells	192	440	980	1,700	192	440
Equivalent Macrocell Range	128 to 240	240 to 570	570 to 1,270	1,270 to 2,210	128 to 240	240 to 570
UFM Size (bits)	8,192	8,192	8,192	8,192	8,192	8,192
Maximum User I/O pins	80	160	212	272	80	160
t <sub>PD1</sub> (ns) (1)	4.7	5.4	6.2	7.0	7.5	9.0
f <sub>CNT</sub> (MHz) <i>(2)</i>	304	304	304	304	152	152
t <sub>SU</sub> (ns)	1.7	1.2	1.2	1.2	2.3	2.2
t <sub>co</sub> (ns)	4.3	4.5	4.6	4.6	6.5	6.7

#### Notes to Table 1-1:

- (1) t<sub>PD1</sub> represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic implemented in a single LUT and LAB that is adjacent to the output pin.
- (2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.




MAX II and MAX IIG devices are available in three speed grades: –3, –4, and –5, with –3 being the fastest. Similarly, MAX IIZ devices are available in three speed grades: –6, –7, and –8, with –6 being the fastest. These speed grades represent the overall relative performance, not any specific timing parameter. For propagation delay timing numbers within each speed grade and density, refer to the *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*.

Table 1–2 shows MAX II device speed-grade offerings.

Table 1-2. MAX II Speed Grades

		Speed Grade					
Device	-3	-4	-5	-6	-7	-8	
EPM240	<b>✓</b>	<b>✓</b>	<b>✓</b>	_	_	_	
EPM240G							
EPM570	<b>✓</b>	<b>✓</b>	✓	_	_	_	
EPM570G							
EPM1270	✓	✓	✓	_	_	_	
EPM1270G							
EPM2210	✓	✓	✓	_	_	_	
EPM2210G							
EPM240Z	_	_	_	<b>✓</b>	<b>✓</b>	✓	
EPM570Z	_	_	_	<b>✓</b>	<b>✓</b>	<b>✓</b>	

Figure 2-4. DirectLink Connection



# **LAB Control Signals**

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, a synchronous clear, an asynchronous preset/load, a synchronous load, and add/subtract control signals, providing a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal also uses labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal turns off the LAB-wide clock.

Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. By default, the Quartus II software uses a NOT gate push-back technique to achieve preset. If you disable the NOT gate push-back option or assign a given register to power-up high using the Quartus II software, the preset is then achieved using the asynchronous load signal with asynchronous load data input tied high.

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB column clocks [3..0], driven by the global clock network, and LAB local interconnect generate the LAB-wide control signals. The MultiTrack interconnect structure drives the LAB local interconnect for non-global control signal generation. The MultiTrack interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–5 shows the LAB control signal generation circuit.

The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals: one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry-select for the carry-out0 output and carry-in1 acts as the carry-select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.

LAB Carry-In sload sclear aload Carry-In0 (LAB Wide) (LAB Wide) (LAB Wide) Carry-In1 Register chain addnsub connection (LAB Wide) (1) ALD/PRE data1 LUT ADATA Q Row, column, and data2 direct link routing D data3 LUT Row, column, and CLRN direct link routing clock (LAB Wide) LUT ena (LAB Wide) Local routing aclr (LAB Wide) LUT chain LUT connection Register chain output Register Feedback

Figure 2-8. LE in Dynamic Arithmetic Mode

### Note to Figure 2-8:

(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.


Carry-Out0 Carry-Out1

### **Carry-Select Chain**

The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within an LAB.

The R4 interconnects span four LABs and are used for fast row connections in a four-LAB region. Every LAB has its own set of R4 interconnects to drive either left or right. Figure 2–10 shows R4 interconnect connections from an LAB. R4 interconnects can drive and be driven by row IOEs. For LAB interfacing, a primary LAB or horizontal LAB neighbor can drive a given R4 interconnect. For R4 interconnects that drive to the right, the primary LAB and right neighbor can drive on to the interconnect. For R4 interconnects that drive to the left, the primary LAB and its left neighbor can drive on to the interconnects. R4 interconnects can drive other R4 interconnects to extend the range of LABs they can drive. R4 interconnects can also drive C4 interconnects for connections from one row to another.

Figure 2-10. R4 Interconnect Connections



#### Notes to Figure 2-10:


- (1) C4 interconnects can drive R4 interconnects.
- (2) This pattern is repeated for every LAB in the LAB row.

The column interconnect operates similarly to the row interconnect. Each column of LABs is served by a dedicated column interconnect, which vertically routes signals to and from LABs and row and column IOEs. These column resources include:

- LUT chain interconnects within an LAB
- Register chain interconnects within an LAB
- C4 interconnects traversing a distance of four LABs in an up and down direction

MAX II devices include an enhanced interconnect structure within LABs for routing LE output to LE input connections faster using LUT chain connections and register chain connections. The LUT chain connection allows the combinational output of an LE to directly drive the fast input of the LE right below it, bypassing the local interconnect. These resources can be used as a high-speed connection for wide fan-in

Figure 2–12. C4 Interconnect Connections (Note 1)



### Note to Figure 2–12:

(1) Each C4 interconnect can drive either up or down four rows.

The UFM block communicates with the logic array similar to LAB-to-LAB interfaces. The UFM block connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. This block also has DirectLink interconnects for fast connections to and from a neighboring LAB. For more information about the UFM interface to the logic array, see "User Flash Memory Block" on page 2–18.

Table 2–2 shows the MAX II device routing scheme.

Table 2-2. MAX II Device Routing Scheme

	Destination										
Source	LUT Chain	Register Chain	Local	DirectLink (1)	R4 (1)	C4 (1)	LE	UFM Block	Column IOE	Row IOE	Fast I/0 (1)
LUT Chain	_	_	_	_	_	_	✓	_	_	_	_
Register Chain	_	_	_	_	_	_	✓	_	_	_	_
Local Interconnect	_	_	_	_	_	_	✓	<b>✓</b>	~	~	_
DirectLink Interconnect	_	_	<b>✓</b>	_	_	_	_	_	_	_	_
R4 Interconnect	_	_	✓	_	<b>✓</b>	✓	_	_	_	_	_
C4 Interconnect	_	_	<b>✓</b>	_	<b>✓</b>	<b>✓</b>	_	_	_	_	_
LE	<b>✓</b>	✓	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>	_	_	<b>✓</b>	<b>✓</b>	<b>✓</b>
UFM Block	_	_	✓	✓	<b>✓</b>	✓	_	_	_	_	_
Column IOE	_	_	_	_	_	<b>✓</b>	_	_	_	_	_
Row IOE	_	_	_	✓	✓	<b>✓</b>	_	_	_	_	_

#### Note to Table 2-2:

(1) These categories are interconnects.

# **Global Signals**

Each MAX II device has four dual-purpose dedicated clock pins (GCLK[3..0], two pins on the left side and two pins on the right side) that drive the global clock network for clocking, as shown in Figure 2–13. These four pins can also be used as general-purpose I/O if they are not used to drive the global clock network.

The four global clock lines in the global clock network drive throughout the entire device. The global clock network can provide clocks for all resources within the device including LEs, LAB local interconnect, IOEs, and the UFM block. The global clock lines can also be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, or protocol control signals such as TRDY and IRDY for PCI. Internal logic can drive the global clock network for internally-generated global clocks and control signals. Figure 2–13 shows the various sources that drive the global clock network.

# I/O Structure

IOEs support many features, including:


- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 66-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection
- Programmable input delay

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

### **Fast I/O Connection**

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and  $t_{PD}$  propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figure 2–20, Figure 2–21, and Figure 2–22 illustrate the fast I/O connection.

Figure 2–19. MAX II IOE Structure



Note to Figure 2-19:

(1) Available in EPM1270 and EPM2210 devices only.

# I/O Blocks

The IOEs are located in I/O blocks around the periphery of the MAX II device. There are up to seven IOEs per row I/O block (5 maximum in the EPM240 device) and up to four IOEs per column I/O block. Each column or row I/O block interfaces with its adjacent LAB and MultiTrack interconnect to distribute signals throughout the device. The row I/O blocks drive row, column, or DirectLink interconnects. The column I/O blocks drive column interconnects.


Connect VCCIO pins to either a 1.5-V, 1.8 V, 2.5-V, or 3.3-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply (that is, when VCCIO pins are connected to a 1.5-V power supply, the output levels are compatible with 1.5-V systems). When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems. Table 2–7 summarizes MAX II MultiVolt I/O support.

**Table 2–7.** MAX II MultiVolt I/O Support (Note 1)

		Input Signal					0	utput Signa	al	
VCCIO (V)	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5	✓	✓	✓	✓	_	✓	_	_	_	_
1.8	✓	✓	✓	✓	_	<b>√</b> (2)	✓	_	_	_
2.5	_	_	✓	✓	_	<b>√</b> (3)	<b>√</b> (3)	✓	_	_
3.3	_	_	<b>√</b> (4)	✓	<b>√</b> (5)	<b>√</b> (6)	<b>√</b> (6)	<b>√</b> (6)	✓	<b>√</b> (7)

#### Notes to Table 2-7:

- (1) To drive inputs higher than V<sub>CCIO</sub> but less than 4.0 V including the overshoot, disable the I/O clamp diode. However, to drive 5.0-V inputs to the device, enable the I/O clamp diode to prevent V<sub>I</sub> from rising above 4.0 V.
- (2) When  $V_{CCIO} = 1.8 \text{ V}$ , a MAX II device can drive a 1.5-V device with 1.8-V tolerant inputs.
- (3) When  $V_{CCIO} = 2.5$  V, a MAX II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.
- (4) When V<sub>CCIO</sub> = 3.3 V and a 2.5-V input signal feeds an input pin, the VCCIO supply current will be slightly larger than expected.
- (5) MAX II devices can be 5.0-V tolerant with the use of an external resistor and the internal I/O clamp diode on the EPM1270 and EPM2210 devices.
- (6) When  $V_{CCIO} = 3.3$  V, a MAX II device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.
- (7) When V<sub>CCIO</sub> = 3.3 V, a MAX II device can drive a device with 5.0-V TTL inputs but not 5.0-V CMOS inputs. In the case of 5.0-V CMOS, open-drain setting with internal I/O clamp diode (available only on EPM1270 and EPM2210 devices) and external resistor is required.



# **Referenced Documents**

This chapter referenced the following documents:

- AN 428: MAX II CPLD Design Guidelines
- *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*
- Hot Socketing and Power-On Reset in MAX II Devices chapter in the MAX II Device Handbook
- Using User Flash Memory in MAX II Devices chapter in the MAX II Device Handbook

# **Document Revision History**

Table 3–5 shows the revision history for this chapter.

Table 3-5. Document Revision History


Date and Revision	Changes Made	Summary of Changes
October 2008, version 1.6	Updated New Document Format.	_
December 2007,	■ Added warning note after Table 3–1.	_
version 1.5	■ Updated Table 3–3 and Table 3–4.	
	■ Added "Referenced Documents" section.	
December 2006, version 1.4	Added document revision history.	_
June 2005, version 1.3	Added text and Table 3-4.	_
June 2005, version 1.3	■ Updated text on pages 3-5 to 3-8.	_
June 2004, version 1.1	Corrected Figure 3-1. Added CFM acronym.	_



Make sure that the  $V_{\text{CCNT}}$  is within the recommended operating range even though SRAM download has completed.

Each I/O and clock pin has the circuitry shown in Figure 4–1.

Figure 4-1. Hot Socketing Circuit Block Diagram for MAX II Devices



The POR circuit monitors  $V_{\text{CCINT}}$  and  $V_{\text{CCIO}}$  voltage levels and keeps I/O pins tri-stated until the device has completed its flash memory configuration of the SRAM logic. The weak pull-up resistor (R) from the I/O pin to  $V_{\text{CCIO}}$  is enabled during download to keep the I/O pins from floating. The 3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V before  $V_{\text{CCIO}}$  and/or  $V_{\text{CCINT}}$  are powered, and it prevents the I/O pins from driving out when the device is not fully powered or operational. The hot socket circuit prevents I/O pins from internally powering  $V_{\text{CCIO}}$  and  $V_{\text{CCINT}}$  when driven by external signals before the device is powered.

For information about 5.0-V tolerance, refer to the *Using MAX II Devices in Multi-Voltage Systems* chapter in the *MAX II Device Handbook*.

Figure 4–2 shows a transistor-level cross section of the MAX II device I/O buffers. This design ensures that the output buffers do not drive when  $V_{\text{CCIO}}$  is powered before  $V_{\text{CCINT}}$  or if the I/O pad voltage is higher than  $V_{\text{CCIO}}$ . This also applies for sudden voltage spikes during hot insertion. The  $V_{\text{PAD}}$  leakage current charges the 3.3-V tolerant circuit capacitance.

3.3 V

Approximate Voltage
for SRAM Download Start

2.5 V

Device Resets
the SRAM and
Tri-States I/O Pins


1.4 V


User Mode

Operation

Operation

Figure 4–5. Power-Up Characteristics for MAX II, MAX IIG, and MAX IIZ Devices (Note 1), (2)





### Notes to Figure 4–5:

- (1) Time scale is relative.
- (2) Figure 4–5 assumes all V<sub>CCIO</sub> banks power up simultaneously with the V<sub>CCINT</sub> profile shown. If not, t<sub>CONFIG</sub> stretches out until all V<sub>CCIO</sub> banks are powered.
  - After SRAM configuration, all registers in the device are cleared and released into user function before I/O tri-states are released. To release clears after tri-states are released, use the DEV\_CLRn pin option. To hold the tri-states beyond the power-up configuration time, use the DEV\_OE pin option.

# **Recommended Operating Conditions**

Table 5–2 shows the MAX II device family recommended operating conditions.

Table 5-2. MAX II Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCINT</sub> (1)	3.3-V supply voltage for internal logic and ISP	MAX II devices	3.00	3.60	V
	2.5-V supply voltage for internal logic and ISP	MAX II devices	2.375	2.625	V
	1.8-V supply voltage for internal logic and ISP	MAX IIG and MAX IIZ devices	1.71	1.89	V
V <sub>CCIO</sub> (1)	Supply voltage for I/O buffers, 3.3-V operation	-	3.00	3.60	V
	Supply voltage for I/O buffers, 2.5-V operation	-	2.375	2.625	V
	Supply voltage for I/O buffers, 1.8-V operation	-	1.71	1.89	V
	Supply voltage for I/O buffers, 1.5-V operation	_	1.425	1.575	V
Vı	Input voltage	(2), (3), (4)	-0.5	4.0	V
V <sub>0</sub>	Output voltage	_	0	V <sub>ccio</sub>	٧
T <sub>J</sub>	Operating junction temperature	Commercial range	0	85	°C
		Industrial range	-40	100	°C
		Extended range (5)	-40	125	°C

#### Notes to Table 5-2:

- (1) MAX II device in-system programming and/or user flash memory (UFM) programming via JTAG or logic array is not guaranteed outside the recommended operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, users are recommended to read back UFM contents and verify against the intended write data).
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) During transitions, the inputs may overshoot to the voltages shown in the following table based upon input duty cycle. The DC case is equivalent to 100% duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook.
  - $^{V_{I\!N}}_{4.0\;V}$ Max. Duty Cycle
  - 100% (DC)
  - 4.1 90%
  - 4.2 50% 4.3 30%
  - 17% 4.4
  - 4.5
- (4) All pins, including clock, I/O, and JTAG pins, may be driven before  $V_{CCINT}$  and  $V_{CCIO}$  are powered.
- (5) For the extended temperature range of 100 to 125° C, MAX II UFM programming (erase/write) is only supported via the JTAG interface. UFM programming via the logic array interface is not guaranteed in this range.

# **Programming/Erasure Specifications**

Table 5–3 shows the MAX II device family programming/erasure specifications.

**Table 5–3.** MAX II Device Programming/Erasure Specifications

Parameter	Minimum	Typical	Maximum	Unit
Erase and reprogram cycles	_	_	100 <i>(1)</i>	Cycles

### Note to Table 5-3:

(1) This specification applies to the UFM and configuration flash memory (CFM) blocks.

## **DC Electrical Characteristics**

Table 5–4 shows the MAX II device family DC electrical characteristics.

**Table 5–4.** MAX II Device DC Electrical Characteristics (*Note 1*) (Part 1 of 2)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I <sub>I</sub>	Input pin leakage current	$V_1 = V_{ccio} max to 0 V (2)$	-10		10	μА
I <sub>oz</sub>	Tri-stated I/O pin leakage current	$V_0 = V_{ccio}$ max to 0 V (2)	-10	_	10	μА
	V <sub>CCINT</sub> supply current	MAX II devices		12	_	mA
	(standby) (3)	MAX IIG devices	_	2	_	mA
		EPM240Z (Commercial grade) (4)	_	25	90	μΑ
		EPM240Z (Industrial grade) (5)	_	25	139	μА
	EPM570Z (Commercial grade) (4)	_	27	96	μΑ	
		EPM570Z (Industrial grade) (5)	_	27	152	μА
V <sub>SCHMITT</sub> (6)	Hysteresis for Schmitt	V <sub>ccio</sub> = 3.3 V	_	400	_	mV
	trigger input (7)	V <sub>ccio</sub> = 2.5 V	_	190	_	mV
I <sub>CCPOWERUP</sub>	V <sub>CCINT</sub> supply current	MAX II devices	_	55	_	mA
	during power-up (8)	MAX IIG and MAX IIZ devices	_	40	_	mA
R <sub>PULLUP</sub>	Value of I/O pin pull-up	V <sub>ccio</sub> = 3.3 V (9)	5	_	25	kΩ
	resistor during user	V <sub>ccio</sub> = 2.5 V (9)	10	_	40	kΩ
	mode and in-system programming	V <sub>ccio</sub> = 1.8 V (9)	25	_	60	kΩ
	. 5	V <sub>ccio</sub> = 1.5 V <i>(9)</i>	45	_	95	kΩ

**Table 5–6.** 3.3-V LVCMOS Specifications (Part 2 of 2)

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>OH</sub>	High-level output voltage	$V_{ccio} = 3.0$ , $IOH = -0.1 \text{ mA } (1)$	V <sub>ccio</sub> - 0.2	_	V
V <sub>oL</sub>	Low-level output voltage	$V_{ccio} = 3.0,$ $IOL = 0.1 \text{ mA } (1)$	_	0.2	V

Table 5-7. 2.5-V I/O Specifications

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	_	2.375	2.625	V
V <sub>IH</sub>	High-level input voltage	_	1.7	4.0	V
V <sub>IL</sub>	Low-level input voltage	_	-0.5	0.7	V
V <sub>OH</sub>	High-level output voltage	IOH = -0.1 mA (1)	2.1	_	V
		IOH = -1 mA (1)	2.0	_	V
		IOH = -2 mA (1)	1.7	_	V
Vol	Low-level output voltage	IOL = 0.1 mA (1)		0.2	V
		IOL = 1 mA (1)	_	0.4	V
		IOL = 2 mA (1)		0.7	V

Table 5-8. 1.8-V I/O Specifications

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	_	1.71	1.89	V
V <sub>IH</sub>	High-level input voltage	_	0.65 × V <sub>cc10</sub>	2.25 (2)	V
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.35 × V <sub>ccio</sub>	٧
V <sub>OH</sub>	High-level output voltage	IOH = -2 mA (1)	V <sub>ccio</sub> - 0.45	_	٧
V <sub>oL</sub>	Low-level output voltage	IOL = 2 mA (1)	_	0.45	V

Table 5-9. 1.5-V I/O Specifications

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>ccio</sub>	I/O supply voltage	_	1.425	1.575	V
V <sub>IH</sub>	High-level input voltage	_	0.65 × V <sub>ccio</sub>	V <sub>ccio</sub> + 0.3 (2)	V
V <sub>IL</sub>	Low-level input voltage	_	-0.3	0.35 × V <sub>ccio</sub>	V
V <sub>OH</sub>	High-level output voltage	IOH = -2 mA (1)	0.75 × V <sub>ccio</sub>	_	V
VoL	Low-level output voltage	IOL = 2 mA (1)	_	0.25 × V <sub>ccio</sub>	V

### Notes to Table 5-5 through Table 5-9:

- (1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX II Architecture chapter (I/O Structure section) in the MAX II Device Handbook.
- (2) This maximum  $V_{IH}$  reflects the JEDEC specification. The MAX II input buffer can tolerate a  $V_{IH}$  maximum of 4.0, as specified by the  $V_{II}$  parameter in Table 5–2.

**Table 5–10.** 3.3-V PCI Specifications (*Note 1*)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>ccio</sub>	I/O supply voltage	_	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	_	0.5 × V <sub>ccio</sub>	_	V <sub>cc10</sub> + 0.5	V
V <sub>IL</sub>	Low-level input voltage	_	-0.5	_	0.3 × V <sub>cc10</sub>	V
V <sub>он</sub>	High-level output voltage	IOH = -500 μA	0.9 × V <sub>ccio</sub>	_	_	V
V <sub>OL</sub>	Low-level output voltage	IOL = 1.5 mA	_	_	0.1 × V <sub>CC10</sub>	V

### Note to Table 5-10:

(1) 3.3-V PCI I/O standard is only supported in Bank 3 of the EPM1270 and EPM2210 devices.

# **Bus Hold Specifications**

Table 5–11 shows the MAX II device family bus hold specifications.

**Table 5–11.** Bus Hold Specifications

		V <sub>ccio</sub> Level									
		1.9	5 V	1.8 V		2.5 V		3.3 V			
Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	20	_	30	_	50	_	70	_	μА	
High sustaining current	$V_{IN} < V_{IH}$ (minimum)	-20	_	-30	_	-50	_	-70	_	μА	
Low overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	160	_	200	_	300	_	500	μΑ	
High overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-160	_	-200	_	-300	_	-500	μА	

Timing Model and Specifications

**Table 5–16.** IOE Internal Timing Microparameters

			N	/AX II	/ MAX II	G				M	AX IIZ			
			Speed ade		Speed rade		Speed ade		Speed rade		Speed rade		Speed rade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>fastio</sub>	Data output delay from adjacent LE to I/O block	_	159	_	207	_	254	_	170	_	348	_	428	ps
t <sub>IN</sub>	I/O input pad and buffer delay	_	708	_	920	_	1,132	_	907	_	970	_	986	ps
t <sub>GLOB</sub> (1)	I/O input pad and buffer delay used as global signal pin	_	1,519	_	1,974	_	2,430	_	2,261	_	2,670	_	3,322	ps
t <sub>IOE</sub>	Internally generated output enable delay	_	354	_	374	_	460	_	530	_	966	_	1,410	ps
t <sub>DL</sub>	Input routing delay	_	224	_	291	_	358	_	318	_	410	_	509	ps
t <sub>od</sub> (2)	Output delay buffer and pad delay	_	1,064	_	1,383	_	1,702	_	1,319	_	1,526	_	1,543	ps
t <sub>xz</sub> (3)	Output buffer disable delay	_	756	_	982	_	1,209	_	1,045	_	1,264	_	1,276	ps
t <sub>zx</sub> (4)	Output buffer enable delay	_	1,003	_	1,303	_	1,604	_	1,160	_	1,325	_	1,353	ps

#### Notes to Table 5-16:

- (1) Delay numbers for t<sub>GLOB</sub>, differ for each device density and speed grade. The delay numbers for t<sub>GLOB</sub>, shown in Table 5–16, are based on an EPM240 device target.
- (2) Refer to Table 5–32 and 5–24 for delay adders associated with different I/O standards, drive strengths, and slew rates.
- (3) Refer to Table 5–19 and 5–14 for t<sub>xz</sub> delay adders associated with different I/O standards, drive strengths, and slew rates.
- (4) Refer to Table 5–17 and 5–13 for  $t_{zx}$  delay adders associated with different I/O standards, drive strengths, and slew rates.

Table 5–17 through Table 5–20 show the adder delays for  $t_{zx}$  and  $t_{xz}$  microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength.

**Table 5–17.** t<sub>ZX</sub> IOE Microparameter Adders for Fast Slew Rate (Part 1 of 2)

			N	MAX II	/ MAX II	G				MA	X IIZ			
	-3 Speed Grade		•	-4 Speed -5 Speed Grade Grade				peed ade	ı	peed ade	1	peed ade		
Standard	i	Min Max		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	0	_	0	_	0	_	0	_	0	_	0	ps
	8 mA	_	28	_	37	_	45	_	72	_	71	_	74	ps
3.3-V LVCMOS	8 mA	_	0	_	0	_	0	_	0	_	0	_	0	ps
	4 mA	_	28	_	37	_	45	_	72	_	71	_	74	ps
2.5-V LVTTL /	14 mA	_	14	_	19	_	23	_	75	_	87	_	90	ps
LVCMOS	7 mA	_	314	_	409	_	503	_	162	_	174	_	177	ps
1.8-V LVTTL /	6 mA	_	450	_	585	_	720	_	279	_	289	_	291	ps
LVCMOS	3 mA	_	1,443		1,876		2,309	_	499	_	508	_	512	ps

			N	IAX II /	MAX II	G				MA	X IIZ			
			peed ade	_	peed ade	1	peed ade		peed ade		Speed ade	1	Speed ade	
Standar	d	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	206	_	-20	_	-247	_	1,433	_	1,446	_	1,454	ps
	8 mA	_	891	_	665	_	438	_	1,332	_	1,345	_	1,348	ps
3.3-V LVCMOS	8 mA	_	206	_	-20	_	-247	_	1,433	_	1,446	_	1,454	ps
	4 mA	_	891	_	665	_	438	_	1,332	_	1,345	_	1,348	ps
2.5-V LVTTL /	14 mA	_	222	_	-4	_	-231	_	213	_	208	_	213	ps
LVCMOS	7 mA	_	943	_	717	_	490	_	166	_	161	_	166	ps
3.3-V PCI	20 mA	_	161	_	210	_	258	_	1,332	_	1,345	_	1,348	ps

**Table 5–20.**  $t_{XZ}$  IOE Microparameter Adders for Slow Slew Rate

The default slew rate setting for MAX II devices in the Quartus II design software is "fast".

**Table 5–21.** UFM Block Internal Timing Microparameters (Part 1 of 3)

			M	IAX II /	MAX II	IG				MA	X IIZ			
		–3 S <sub>l</sub> Gra			peed ade	−5 S Gra	peed ide	−6 S <sub> </sub> Gra			peed ade	–8 S Gra	peed ade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>ACLK</sub>	Address register clock period	100	_	100	_	100	_	100	_	100	_	100	_	ns
t <sub>ASU</sub>	Address register shift signal setup to address register clock	20		20	_	20	_	20	_	20	_	20	_	ns
t <sub>AH</sub>	Address register shift signal hold to address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t <sub>ADS</sub>	Address register data in setup to address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t <sub>ADH</sub>	Address register data in hold from address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t <sub>dclk</sub>	Data register clock period	100		100	_	100	_	100	_	100	_	100	_	ns
t <sub>DSS</sub>	Data register shift signal setup to data register clock	60	_	60	_	60	_	60	_	60	_	60	_	ns
t <sub>DSH</sub>	Data register shift signal hold from data register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns

Table 5-21. UFM Block Internal Timing Microparameters (Part 2 of 3)

			M	IAX II /	MAX II	G				MA	X IIZ			
		−3 S <sub>l</sub> Gra		–4 S Gra	peed ide	−5 S <sub>i</sub> Gra			peed ade		peed ade		peed ade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
$t_{ exttt{DDS}}$	Data register data in setup to data register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t <sub>DDH</sub>	Data register data in hold from data register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t <sub>DP</sub>	Program signal to data clock hold time	0	_	0	_	0	_	0	_	0	_	0	_	ns
t <sub>PB</sub>	Maximum delay between program rising edge to UFM busy signal rising edge		960	_	960		960	_	960	_	960	_	960	ns
t <sub>BP</sub>	Minimum delay allowed from UFM busy signal going low to program signal going low	20	_	20		20	_	20	_	20	_	20	_	ns
t <sub>PPMX</sub>	Maximum length of busy pulse during a program		100	_	100	_	100	_	100	_	100	_	100	μs
t <sub>AE</sub>	Minimum erase signal to address clock hold time	0	_	0	_	0	_	0	_	0	_	0	_	ns
t <sub>EB</sub>	Maximum delay between the erase rising edge to the UFM busy signal rising edge		960	_	960	<del></del>	960	_	960	_	960	_	960	ns
t <sub>BE</sub>	Minimum delay allowed from the UFM busy signal going low to erase signal going low	20	_	20		20	_	20	_	20	_	20	_	ns
t <sub>EPMX</sub>	Maximum length of busy pulse during an erase	_	500	_	500	_	500	_	500	_	500	_	500	ms
t <sub>DCO</sub>	Delay from data register clock to data register output	_	5	_	5	_	5	_	5	_	5	_	5	ns

**Table 5–29.** External Timing Output Delay and  $t_{\mbox{\tiny OD}}$  Adders for Fast Slew Rate

			M	IAX II /	MAX IIG	ì				MA	X IIZ			
		-3 Speed -4 Speed Grade Grade		•	–5 Speed Grade		-6 Speed Grade		-7 Speed Grade		–8 Speed Grade			
I/O Standa	I/O Standard Min		Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	0	_	0	_	0	_	0	_	0	_	0	ps
	8 mA	_	65	_	84	_	104	_	-6	_	-2	_	-3	ps
3.3-V LVCMOS	8 mA		0	_	0	_	0	_	0	_	0	_	0	ps
	4 mA	_	65	_	84	_	104	_	-6	_	-2	_	-3	ps
2.5-V LVTTL /	14 mA	_	122	_	158	_	195	_	-63	_	-71	_	-88	ps
LVCMOS	7 mA	_	193	_	251	_	309	_	10	_	-1	_	1	ps
1.8-V LVTTL /	6 mA	_	568	_	738	_	909	_	128	_	118	_	118	ps
LVCMOS	3 mA	_	654	_	850	_	1,046	_	352	_	327	_	332	ps
1.5-V LVCMOS	4 mA	_	1,059	_	1,376	_	1,694	_	421	_	400	_	400	ps
	2 mA	_	1,167	_	1,517	_	1,867	_	757	_	743	_	743	ps
3.3-V PCI	20 mA	_	3		4	_	5		-6	_	-2		-3	ps

**Table 5–30.** External Timing Output Delay and  $t_{\tiny OD}$  Adders for Slow Slew Rate

			ı	II XAN	/ MAX IIC	ì				M	AX IIZ			
			Speed rade		Speed rade		Speed rade		Speed rade		Speed rade	ı	Speed rade	
I/O Standa	I/O Standard M		Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	7,064	_	6,745	_	6,426	_	5,966	_	5,992	_	6,118	ps
	8 mA	_	7,946		7,627	_	7,308	_	6,541	_	6,570	_	6,720	ps
3.3-V LVCMOS	8 mA	_	7,064	_	6,745	_	6,426	_	5,966	_	5,992	_	6,118	ps
	4 mA	_	7,946	_	7,627	_	7,308	_	6,541	_	6,570	_	6,720	ps
2.5-V LVTTL /	14 mA	_	10,434		10,115	_	9,796	_	9,141	_	9,154	_	9,297	ps
LVCMOS	7 mA	_	11,548	_	11,229	_	10,910	_	9,861	_	9,874	_	10,037	ps
1.8-V LVTTL /	6 mA	_	22,927	_	22,608	_	22,289	_	21,811	_	21,854	_	21,857	ps
LVCMOS	3 mA	_	24,731	_	24,412	_	24,093	_	23,081	_	23,034	_	23,107	ps
1.5-V LVCMOS	4 mA	_	38,723	_	38,404	_	38,085	_	39,121	_	39,124	_	39,124	ps
	2 mA	_	41,330	_	41,011	_	40,692	_	40,631	_	40,634	_	40,634	ps
3.3-V PCI	20 mA	_	261	_	339	_	418	_	6,644	_	6,627	_	6,914	ps