

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	1.71V ~ 1.89V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	160
Operating Temperature	0°C ~ 85°C (TJ)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570gf256c5
	,

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1-2 Chapter 1: Introduction
Features


Table 1–1 shows the MAX II family features.

Table 1-1. MAX II Family Features

Feature	EPM240 EPM240G	EPM570 EPM570G	EPM1270 EPM1270G	EPM2210 EPM2210G	EPM240Z	EPM570Z
LEs	240	570	1,270	2,210	240	570
Typical Equivalent Macrocells	192	440	980	1,700	192	440
Equivalent Macrocell Range	128 to 240	240 to 570	570 to 1,270	1,270 to 2,210	128 to 240	240 to 570
UFM Size (bits)	8,192	8,192	8,192	8,192	8,192	8,192
Maximum User I/O pins	80	160	212	272	80	160
t _{PD1} (ns) (1)	4.7	5.4	6.2	7.0	7.5	9.0
f _{CNT} (MHz) <i>(2)</i>	304	304	304	304	152	152
t _{SU} (ns)	1.7	1.2	1.2	1.2	2.3	2.2
t _{co} (ns)	4.3	4.5	4.6	4.6	6.5	6.7

Notes to Table 1-1:

- (1) t_{PD1} represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic implemented in a single LUT and LAB that is adjacent to the output pin.
- (2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.



MAX II and MAX IIG devices are available in three speed grades: –3, –4, and –5, with –3 being the fastest. Similarly, MAX IIZ devices are available in three speed grades: –6, –7, and –8, with –6 being the fastest. These speed grades represent the overall relative performance, not any specific timing parameter. For propagation delay timing numbers within each speed grade and density, refer to the *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*.

Table 1–2 shows MAX II device speed-grade offerings.

Table 1-2. MAX II Speed Grades

		Speed Grade					
Device	-3	-4	-5	-6	-7	-8	
EPM240	✓	✓	✓	_	_	_	
EPM240G							
EPM570	✓	✓	✓	_	_	_	
EPM570G							
EPM1270	✓	✓	✓	_	_	_	
EPM1270G							
EPM2210	✓	✓	✓	_	_	_	
EPM2210G							
EPM240Z	_	_	_	✓	✓	✓	
EPM570Z	_	_	_	✓	✓	✓	

Features

MAX II devices are available in space-saving FineLine BGA, Micro FineLine BGA, and thin quad flat pack (TQFP) packages (refer to Table 1–3 and Table 1–4). MAX II devices support vertical migration within the same package (for example, you can migrate between the EPM570, EPM1270, and EPM2210 devices in the 256-pin FineLine BGA package). Vertical migration means that you can migrate to devices whose dedicated pins and JTAG pins are the same and power pins are subsets or supersets for a given package across device densities. The largest density in any package has the highest number of power pins; you must lay out for the largest planned density in a package to provide the necessary power pins for migration. For I/O pin migration across densities, cross reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins can be migrated. The Quartus® II software can automatically cross-reference and place all pins for you when given a device migration list.

Table 1-3. MAX II Packages and User I/O Pins

Device	68-Pin Micro FineLine BGA (1)	100-Pin Micro FineLine BGA (1)	100-Pin FineLine BGA	100-Pin TQFP	144-Pin TQFP	144-Pin Micro FineLine BGA (1)	256-Pin Micro FineLine BGA (1)	256-Pin FineLine BGA	324-Pin FineLine BGA
EPM240	_	80	80	80	_	_	_	_	_
EPM240G									
EPM570	_	76	76	76	116	_	160	160	_
EPM570G									
EPM1270	_	_	_	_	116	_	212	212	_
EPM1270G									
EPM2210	_	_	_	_	_	_	_	204	272
EPM2210G									
EPM240Z	54	80	_	_	_	_	_	_	_
EPM570Z	_	76		_	_	116	160	_	_

Note to Table 1-3:


Table 1-4. MAX II TQFP, FineLine BGA, and Micro FineLine BGA Package Sizes

Package	68-Pin Micro FineLine BGA	100-Pin Micro FineLine BGA	100-Pin FineLine BGA	100-Pin TQFP	144-Pin TQFP	144-Pin Micro FineLine BGA	256-Pin Micro FineLine BGA	256-Pin FineLine BGA	324-Pin FineLine BGA
Pitch (mm)	0.5	0.5	1	0.5	0.5	0.5	0.5	1	1
Area (mm2)	25	36	121	256	484	49	121	289	361
Length × width (mm × mm)	5 × 5	6 × 6	11 × 11	16 × 16	22 × 22	7×7	11 × 11	17 × 17	19 × 19

⁽¹⁾ Packages available in lead-free versions only.

Figure 2–1 shows a functional block diagram of the MAX II device.

Figure 2–1. MAX II Device Block Diagram



Each MAX II device contains a flash memory block within its floorplan. On the EPM240 device, this block is located on the left side of the device. On the EPM570, EPM1270, and EPM2210 devices, the flash memory block is located on the bottom-left area of the device. The majority of this flash memory storage is partitioned as the dedicated configuration flash memory (CFM) block. The CFM block provides the non-volatile storage for all of the SRAM configuration information. The CFM automatically downloads and configures the logic and I/O at power-up, providing instant-on operation.

For more information about configuration upon power-up, refer to the *Hot Socketing* and *Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*.

A portion of the flash memory within the MAX II device is partitioned into a small block for user data. This user flash memory (UFM) block provides 8,192 bits of general-purpose user storage. The UFM provides programmable port connections to the logic array for reading and writing. There are three LAB rows adjacent to this block, with column numbers varying by device.

Table 2–1 shows the number of LAB rows and columns in each device, as well as the number of LAB rows and columns adjacent to the flash memory area in the EPM570, EPM1270, and EPM2210 devices. The long LAB rows are full LAB rows that extend from one side of row I/O blocks to the other. The short LAB rows are adjacent to the UFM block; their length is shown as width in LAB columns.

Table 2-1. MAX II Device Resources


			LAB		
Devices	UFM Blocks	LAB Columns	Long LAB Rows	Short LAB Rows (Width) <i>(1)</i>	Total LABs
EPM240	1	6	4	_	24
EPM570	1	12	4	3 (3)	57
EPM1270	1	16	7	3 (5)	127
EPM2210	1	20	10	3 (7)	221

Note to Table 2-1:

(1) The width is the number of LAB columns in length.

Figure 2–2 shows a floorplan of a MAX II device.

Figure 2–2. MAX II Device Floorplan (Note 1)



Note to Figure 2-2:

(1) The device shown is an EPM570 device. EPM1270 and EPM2210 devices have a similar floorplan with more LABs. For EPM240 devices, the CFM and UFM blocks are located on the left side of the device.




Figure 2–5. LAB-Wide Control Signals


Logic Elements

The smallest unit of logic in the MAX II architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry-select capability. A single LE also supports dynamic single-bit addition or subtraction mode selectable by an LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and DirectLink interconnects. See Figure 2–6.

Normal Mode

The normal mode is suitable for general logic applications and combinational functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (see Figure 2–7). The Quartus II Compiler automatically selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use LUT chain connections to drive its combinational output directly to the next LE in the LAB. Asynchronous load data for the register comes from the data3 input of the LE. LEs in normal mode support packed registers.

Figure 2-7. LE in Normal Mode



Note to Figure 2-7:

(1) This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain.

Dynamic Arithmetic Mode

The dynamic arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An LE in dynamic arithmetic mode uses four 2-input LUTs configurable as a dynamic adder/subtractor. The first two 2-input LUTs compute two summations based on a possible carry-in of 1 or 0; the other two LUTs generate carry outputs for the two chains of the carry-select circuitry. As shown in Figure 2–8, the LAB carry-in signal selects either the carry-in0 or carry-in1 chain. The selected chain's logic level in turn determines which parallel sum is generated as a combinational or registered output. For example, when implementing an adder, the sum output is the selection of two possible calculated sums:

```
data1 + data2 + carry in0
or
data1 + data2 + carry-in1
```

The UFM block communicates with the logic array similar to LAB-to-LAB interfaces. The UFM block connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. This block also has DirectLink interconnects for fast connections to and from a neighboring LAB. For more information about the UFM interface to the logic array, see "User Flash Memory Block" on page 2–18.

Table 2–2 shows the MAX II device routing scheme.

Table 2-2. MAX II Device Routing Scheme

	Destination										
Source	LUT Chain	Register Chain	Local	DirectLink (1)	R4 (1)	C4 (1)	LE	UFM Block	Column IOE	Row IOE	Fast I/0 (1)
LUT Chain	_	_	_	_	_	_	✓	_	_	_	_
Register Chain	_	_	_	_	_	_	✓	_	_	_	_
Local Interconnect	_	_	_	_	_	_	✓	✓	~	~	_
DirectLink Interconnect	_	_	✓	_	_	_	_	_	_	_	_
R4 Interconnect	_	_	✓	_	✓	✓	_	_	_	_	_
C4 Interconnect	_	_	✓	_	✓	✓	_	_	_	_	_
LE	✓	✓	✓	✓	✓	✓	_	_	✓	✓	✓
UFM Block	_	_	✓	✓	✓	✓	_	_	_	_	_
Column IOE	_	_	_	_	_	✓	_	_	_	_	_
Row IOE	_	_	_	✓	✓	✓	_	_	_	_	_

Note to Table 2-2:

(1) These categories are interconnects.


Global Signals

Each MAX II device has four dual-purpose dedicated clock pins (GCLK[3..0], two pins on the left side and two pins on the right side) that drive the global clock network for clocking, as shown in Figure 2–13. These four pins can also be used as general-purpose I/O if they are not used to drive the global clock network.

The four global clock lines in the global clock network drive throughout the entire device. The global clock network can provide clocks for all resources within the device including LEs, LAB local interconnect, IOEs, and the UFM block. The global clock lines can also be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, or protocol control signals such as TRDY and IRDY for PCI. Internal logic can drive the global clock network for internally-generated global clocks and control signals. Figure 2–13 shows the various sources that drive the global clock network.

- Auto-increment addressing
- Serial interface to logic array with programmable interface

Figure 2-15. UFM Block and Interface Signals



UFM Storage

Each device stores up to 8,192 bits of data in the UFM block. Table 2–3 shows the data size, sector, and address sizes for the UFM block.


Table 2-3. UFM Array Size

Device	Total Bits	Sectors	Address Bits	Data Width
EPM240	8,192	2	9	16
EPM570		(4,096 bits/sector)		
EPM1270				
EPM2210				

There are 512 locations with 9-bit addressing ranging from 000h to 1FFh. Sector 0 address space is 000h to 0FFh and Sector 1 address space is from 100h to 1FFh. The data width is up to 16 bits of data. The Quartus II software automatically creates logic to accommodate smaller read or program data widths. Erasure of the UFM involves individual sector erasing (that is, one erase of sector 0 and one erase of sector 1 is required to erase the entire UFM block). Since sector erase is required before a program or write, having two sectors enables a sector size of data to be left untouched while the other sector is erased and programmed with new data.

Figure 2–21 shows how a column I/O block connects to the logic array.

Figure 2–21. Column I/O Block Connection to the Interconnect (Note 1)



Note to Figure 2-21:

(1) Each of the four IOEs in the column I/O block can have one $\mathtt{data_out}$ or $\mathtt{fast_out}$ output, one \mathtt{OE} output, and one $\mathtt{data_in}$ input.

I/O Standards and Banks

MAX II device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI

Table 3–4 shows the programming times for MAX II devices using in-circuit testers to execute the algorithm vectors in hardware. Software-based programming tools used with download cables are slightly slower because of data processing and transfer limitations.

Table 3-4. MAX II Device Family Programming Times

Description	EPM240 EPM240G EPM240Z	EPM570 EPM570G EPM570Z	EPM1270 EPM1270G	EPM2210 EPM2210G	Unit
Erase + Program (1 MHz)	1.72	2.16	2.90	3.92	sec
Erase + Program (10 MHz)	1.65	1.99	2.58	3.40	sec
Verify (1 MHz)	0.09	0.17	0.30	0.49	sec
Verify (10 MHz)	0.01	0.02	0.03	0.05	sec
Complete Program Cycle (1 MHz)	1.81	2.33	3.20	4.41	sec
Complete Program Cycle (10 MHz)	1.66	2.01	2.61	3.45	sec

UFM Programming

The Quartus II software, with the use of POF, Jam, or JBC files, supports programming of the user flash memory (UFM) block independent of the logic array design pattern stored in the CFM block. This allows updating or reading UFM contents through ISP without altering the current logic array design, or vice versa. By default, these programming files and methods will program the entire flash memory contents, which includes the CFM block and UFM contents. The stand-alone embedded Jam STAPL player and Jam Byte-Code Player provides action commands for programming or reading the entire flash memory (UFM and CFM together) or each independently.

For more information, refer to the *Using Jam STAPL for ISP via an Embedded Processor* chapter in the *MAX II Device Handbook*.

In-System Programming Clamp

By default, the IEEE 1532 instruction used for entering ISP automatically tri-states all I/O pins with weak pull-up resistors for the duration of the ISP sequence. However, some systems may require certain pins on MAX II devices to maintain a specific DC logic level during an in-field update. For these systems, an optional in-system programming clamp instruction exists in MAX II circuitry to control I/O behavior during the ISP sequence. The in-system programming clamp instruction enables the device to sample and sustain the value on an output pin (an input pin would remain tri-stated if sampled) or to explicitly set a logic high, logic low, or tri-state value on any pin. Setting these options is controlled on an individual pin basis using the Quartus II software.

For more information, refer to the *Real-Time ISP and ISP Clamp for MAX II Devices* chapter in the *MAX II Device Handbook*.

Document Revision History

Table 3–5 shows the revision history for this chapter.

Table 3-5. Document Revision History

Date and Revision	Changes Made	Summary of Changes
October 2008, version 1.6	Updated New Document Format.	_
December 2007,	■ Added warning note after Table 3–1.	_
version 1.5	■ Updated Table 3–3 and Table 3–4.	
	■ Added "Referenced Documents" section.	
December 2006, version 1.4	Added document revision history.	_
June 2005, version 1.3	Added text and Table 3-4.	_
June 2005, version 1.3	■ Updated text on pages 3-5 to 3-8.	_
June 2004, version 1.1	Corrected Figure 3-1. Added CFM acronym.	_

Power-Up Timing

Table 5–12 shows the power-up timing characteristics for MAX II devices.

Table 5-12. MAX II Power-Up Timing

Symbol	Parameter	Device	Min	Тур	Max	Unit
t _{config} (1)	The amount of time from when	EPM240	_	_	200	μs
	minimum V_{CCINT} is reached until the device enters user mode (2)	EPM570	_	_	300	μs
	the device effers user filode (2)	EPM1270	_	_	300	μs
		EPM2210	_	_	450	μs

Notes to Table 5-12:

(1) Table 5–12 values apply to commercial and industrial range devices. For extended temperature range devices, the t_{config} maximum values are as follows:

 Device
 Maximum

 EPM240
 300 μs


 EPM570
 400 μs

 EPM1270
 400 μs

 EPM2210
 500 μs

Power Consumption

Designers can use the Altera® PowerPlay Early Power Estimator and PowerPlay Power Analyzer to estimate the device power.



Timing Model and Specifications

MAX II devices timing can be analyzed with the Altera Quartus® II software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 5–2.

MAX II devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

⁽²⁾ For more information about POR trigger voltage, refer to the Hot Socketing and Power-On Reset in MAX II Devices chapter in the MAX II Device Handbook

Timing Model and Specifications

Table 3-13. WAX II Device IIIIIIII Wood Status (1 at 2 of 2	Table 5-13.	MAX II Device	Timing Model Status	(Part 2 of 2
---	-------------	---------------	---------------------	--------------

Device	Preliminary	Final
EPM1270	_	✓
EPM2210	_	✓

Note to Table 5-13:

(1) The MAX IIZ device timing models are only available in the Quartus II software version 8.0 and later.

Performance

Table 5–14 shows the MAX II device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions. Performance values for -3, -4, and -5 speed grades are based on an EPM1270 device target, while -6, -7, and -8 speed grades are based on an EPM570Z device target.

Table 5-14. MAX II Device Performance

							Perfor	mance			
		Reso	ources	Used	MA	X II / MAX	(IIG		MAX IIZ		
Resource Used	Design Size and Function	Mode	LEs	UFM Blocks	–3 Speed Grade	–4 Speed Grade	–5 Speed Grade	-6 Speed Grade	–7 Speed Grade	–8 Speed Grade	Unit
LE	16-bit counter (1)	_	16	0	304.0	247.5	201.1	184.1	123.5	118.3	MHz
	64-bit counter (1)	_	64	0	201.5	154.8	125.8	83.2	83.2	80.5	MHz
	16-to-1 multiplexer	_	11	0	6.0	8.0	9.3	17.4	17.3	20.4	ns
	32-to-1 multiplexer	_	24	0	7.1	9.0	11.4	12.5	22.8	25.3	ns
	16-bit XOR function	_	5	0	5.1	6.6	8.2	9.0	15.0	16.1	ns
	16-bit decoder with single address line	_	5	0	5.2	6.6	8.2	9.2	15.0	16.1	ns
UFM	512 × 16	None	3	1	10.0	10.0	10.0	10.0	10.0	10.0	MHz
	512 × 16	SPI (2)	37	1	8.0	8.0	8.0	9.7	9.7	9.7	MHz
	512 × 8	Parallel (3)	73	1	(4)	(4)	(4)	(4)	(4)	(4)	MHz
	512 × 16	I ² C (3)	142	1	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	kHz

Notes to Table 5-14:

- (1) This design is a binary loadable up counter.
- (2) This design is configured for read-only operation in Extended mode. Read and write ability increases the number of LEs used.
- (3) This design is configured for read-only operation. Read and write ability increases the number of LEs used.
- (4) This design is asynchronous.
- (5) The I^2C megafunction is verified in hardware up to 100-kHz serial clock line (SCL) rate.

Internal Timing Parameters

Internal timing parameters are specified on a speed grade basis independent of device density. Table 5–15 through Table 5–22 describe the MAX II device internal timing microparameters for logic elements (LEs), input/output elements (IOEs), UFM blocks, and MultiTrack interconnects. The timing values for –3, –4, and –5 speed grades shown in Table 5–15 through Table 5–22 are based on an EPM1270 device target, while –6, –7, and –8 speed grade values are based on an EPM570Z device target.



For more explanations and descriptions about each internal timing microparameters symbol, refer to the *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook*.

Table 5–15. LE Internal Timing Microparameters

			I	MAX II	/ MAX I	IG				MA	X IIZ			
		−3 S Gra	peed ade		peed ade	ı	Speed ade		Speed rade		Speed ade		Speed ade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{lut}	LE combinational LUT delay	_	571	_	742	_	914	_	1,215	_	2,247	_	2,247	ps
t _{сомв}	Combinational path delay	_	147	_	192	_	236	_	243	_	305	_	309	ps
t _{CLR}	LE register clear delay	238	_	309	_	381	_	401	_	541	_	545	_	ps
t _{PRE}	LE register preset delay	238	_	309	_	381	_	401	_	541	_	545	_	ps
t _{su}	LE register setup time before clock	208	_	271	_	333	_	260	_	319	_	321	_	ps
t _H	LE register hold time after clock	0	_	0	_	0	_	0	_	0	_	0	_	ps
t _{co}	LE register clock- to-output delay	_	235	_	305	_	376	_	380	_	489	_	494	ps
t _{clkhl}	Minimum clock high or low time	166	_	216	_	266	_	253	_	335	_	339	_	ps
tc	Register control delay	_	857	_	1,114	_	1,372	_	1,356	_	1,722	_	1,741	ps

Timing Model and Specifications

Table 5–16. IOE Internal Timing Microparameters

			N	/AX II	/ MAX II	G				M	AX IIZ			
			Speed ade		Speed rade		peed ade		Speed rade		Speed rade		Speed rade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{fastio}	Data output delay from adjacent LE to I/O block	_	159	_	207	_	254	_	170	_	348	_	428	ps
t _{IN}	I/O input pad and buffer delay	_	708	_	920	_	1,132	_	907	_	970	_	986	ps
t _{GLOB} (1)	I/O input pad and buffer delay used as global signal pin	_	1,519	_	1,974	_	2,430	_	2,261	_	2,670	_	3,322	ps
t _{IOE}	Internally generated output enable delay	_	354	_	374	_	460	_	530	_	966	_	1,410	ps
t _{DL}	Input routing delay	_	224	_	291	_	358	_	318	_	410	_	509	ps
t _{od} (2)	Output delay buffer and pad delay	_	1,064	_	1,383	_	1,702	_	1,319	_	1,526	_	1,543	ps
t _{xz} (3)	Output buffer disable delay	_	756	_	982	_	1,209	_	1,045	_	1,264	_	1,276	ps
t _{zx} (4)	Output buffer enable delay	_	1,003	_	1,303		1,604	_	1,160	_	1,325	_	1,353	ps

Notes to Table 5-16:

- (1) Delay numbers for t_{GLOB}, differ for each device density and speed grade. The delay numbers for t_{GLOB}, shown in Table 5–16, are based on an EPM240 device target.
- (2) Refer to Table 5–32 and 5–24 for delay adders associated with different I/O standards, drive strengths, and slew rates.
- (3) Refer to Table 5–19 and 5–14 for t_{xz} delay adders associated with different I/O standards, drive strengths, and slew rates.
- (4) Refer to Table 5–17 and 5–13 for t_{zx} delay adders associated with different I/O standards, drive strengths, and slew rates.

Table 5–17 through Table 5–20 show the adder delays for t_{zx} and t_{xz} microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength.

Table 5–17. t_{ZX} IOE Microparameter Adders for Fast Slew Rate (Part 1 of 2)

			N	MAX II	/ MAX II	G				MA	X IIZ			
			ade		Speed ade		Speed rade		peed ade	ı	peed ade	1	peed ade	
Standard	i	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	0	_	0	_	0	_	0	_	0	_	0	ps
	8 mA	_	28	_	37	_	45	_	72	_	71	_	74	ps
3.3-V LVCMOS	8 mA	_	0	_	0	_	0	_	0	_	0	_	0	ps
	4 mA	_	28	_	37	_	45	_	72	_	71	_	74	ps
2.5-V LVTTL /	14 mA		14	_	19	_	23	_	75	_	87	_	90	ps
LVCMOS	7 mA	_	314	_	409	_	503	_	162	_	174	_	177	ps
1.8-V LVTTL /	6 mA	_	450	_	585	_	720	_	279	_	289	_	291	ps
LVCMOS	3 mA	_	1,443	_	1,876	_	2,309	_	499	_	508	_	512	ps

			N	IAX II /	MAX II	G				MA	X IIZ			
			peed ade	_	peed ade	1	peed ade		Speed ade		peed ade	1	Speed ade	
Standar	d	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	_	206	_	-20	_	-247	_	1,433	_	1,446	_	1,454	ps
	8 mA	_	891	_	665	_	438	_	1,332	_	1,345	_	1,348	ps
3.3-V LVCMOS	8 mA	_	206	_	-20	_	-247	_	1,433	_	1,446	_	1,454	ps
	4 mA	_	891	_	665	_	438	_	1,332		1,345	_	1,348	ps
2.5-V LVTTL /	14 mA	_	222	_	-4	_	-231	_	213	_	208	_	213	ps
LVCMOS	7 mA	_	943	_	717	_	490	_	166		161	_	166	ps
3.3-V PCI	20 mA	_	161	_	210	_	258	_	1,332	_	1,345	_	1,348	ps

Table 5–20. t_{XZ} IOE Microparameter Adders for Slow Slew Rate

The default slew rate setting for MAX II devices in the Quartus II design software is "fast".

Table 5–21. UFM Block Internal Timing Microparameters (Part 1 of 3)

			M	IAX II /	MAX II	IG				MA	X IIZ			
		–3 S _l Gra			peed ade	−5 S Gra	peed ade	−6 S Gra			peed ade	–8 S Gra	peed ade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{ACLK}	Address register clock period	100	_	100	_	100	_	100	_	100	_	100	_	ns
t _{ASU}	Address register shift signal setup to address register clock	20		20	_	20	_	20	_	20	_	20	_	ns
t _{AH}	Address register shift signal hold to address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t _{ADS}	Address register data in setup to address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t _{ADH}	Address register data in hold from address register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns
t _{dclk}	Data register clock period	100		100	_	100	-	100	_	100	_	100	_	ns
t _{DSS}	Data register shift signal setup to data register clock	60	_	60	_	60	_	60	_	60	_	60	_	ns
t _{DSH}	Data register shift signal hold from data register clock	20	_	20	_	20	_	20	_	20	_	20	_	ns

Table 5–26 shows the external I/O timing parameters for EPM2210 devices.

Table 5-26. EPM2210 Global Clock External I/O Timing Parameters

					MAX II /	MAX IIG			
			−3 Spee	d Grade	–4 Spee	d Grade	–5 Spee	ed Grade	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Unit
t _{PD1}	Worst case pin-to-pin delay through 1 look-up table (LUT)	10 pF	_	7.0	_	9.1	_	11.2	ns
t _{PD2}	Best case pin-to-pin delay through 1 LUT	10 pF	_	3.7	_	4.8	_	5.9	ns
t _{su}	Global clock setup time	_	1.2	_	1.5	_	1.9	_	ns
t _H	Global clock hold time	_	0	_	0	_	0	_	ns
t _{co}	Global clock to output delay	10 pF	2.0	4.6	2.0	6.0	2.0	7.4	ns
t _{CH}	Global clock high time	_	166	_	216	_	266	_	ps
t _{CL}	Global clock low time	_	166	_	216	_	266	_	ps
t _{CNT}	Minimum global clock period for 16-bit counter	_	3.3	_	4.0	_	5.0	_	ns
f _{cnt}	Maximum global clock frequency for 16-bit counter	_	_	304.0 <i>(1)</i>	_	247.5	_	201.1	MHz

Note to Table 5-26:

External Timing I/O Delay Adders

The I/O delay timing parameters for I/O standard input and output adders, and input delays are specified by speed grade independent of device density.

Table 5–27 through Table 5–31 show the adder delays associated with I/O pins for all packages. The delay numbers for –3, –4, and –5 speed grades shown in Table 5–27 through Table 5–33 are based on an EPM1270 device target, while –6, –7, and –8 speed grade values are based on an EPM570Z device target. If an I/O standard other than 3.3-V LVTTL is selected, add the input delay adder to the external $t_{\rm SU}$ timing parameters shown in Table 5–23 through Table 5–26. If an I/O standard other than 3.3-V LVTTL with 16 mA drive strength and fast slew rate is selected, add the output delay adder to the external $t_{\rm CO}$ and $t_{\rm PD}$ shown in Table 5–23 through Table 5–26.

Table 5–27. External Timing Input Delay Adders (Part 1 of 2)

			N	MAX II /	MAX I	IG				MA	X IIZ			
		1	-3 Speed Grade Min Max		peed ade		Speed ade		peed ade		peed ade		peed ade	
I/O St	andard	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	Without Schmitt Trigger	_	0	_	0	_	0	_	0	_	0	_	0	ps
	With Schmitt Trigger	_	334	_	434		535	_	387	_	434	_	442	ps

⁽¹⁾ The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 5–27. External Timing Input Delay Adders (Part 2 of 2)

			N	IAX II ,	MAX I	IG				MA	X IIZ			
			peed ade	ı	peed ade		Speed ade	1	peed ade		peed ade	1	peed ade	
I/O St	andard	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVCMOS	Without Schmitt Trigger	_	0	_	0	_	0	_	0	_	0	_	0	ps
	With Schmitt Trigger	_	334	_	434	_	535	_	387	_	434	_	442	ps
2.5-V LVTTL / LVCMOS	Without Schmitt Trigger	_	23	_	30	_	37	_	42	_	43	_	43	ps
	With Schmitt Trigger	_	339	_	441	_	543	_	429	_	476	_	483	ps
1.8-V LVTTL / LVCMOS	Without Schmitt Trigger	_	291	_	378	_	466	_	378	_	373	_	373	ps
1.5-V LVCMOS	Without Schmitt Trigger	_	681	_	885	_	1,090	_	681	_	622	_	658	ps
3.3-V PCI	Without Schmitt Trigger	_	0	_	0	_	0	_	0	_	0	_	0	ps

Table 5–28. External Timing Input Delay $t_{\mbox{\tiny GLOB}}$ Adders for GCLK Pins

				MAX II	/ MAX II	G				MA	X IIZ			
			peed ade		Speed ade		Speed ade		peed ade		peed ade		peed ade	
I/0 St	andard	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	Without Schmitt Trigger	_	0	_	0	_	0	_	0	_	0	_	0	ps
	With Schmitt Trigger	_	308	_	400	_	493	_	387	_	434	_	442	ps
3.3-V LVCMOS	Without Schmitt Trigger	_	0	_	0	_	0	_	0	_	0	_	0	ps
	With Schmitt Trigger	_	308	_	400	_	493	_	387	_	434	_	442	ps
2.5-V LVTTL / LVCMOS	Without Schmitt Trigger	_	21	_	27	_	33	_	42	_	43	_	43	ps
	With Schmitt Trigger	_	423	_	550	_	677	_	429	_	476	_	483	ps
1.8-V LVTTL / LVCMOS	Without Schmitt Trigger	_	353	_	459	_	565	_	378	_	373	_	373	ps
1.5-V LVCMOS	Without Schmitt Trigger	_	855	_	1,111	_	1,368	_	681	_	622	_	658	ps
3.3-V PCI	Without Schmitt Trigger	_	6	_	7	_	9	_	0	_	0	_	0	ps

Table 5–31. MAX II IOE Programmable Delays

		N	/AX II	/ MAX II	G				MA	X IIZ			
		Speed ade		Speed ade	ı	Speed ade		peed ade		Speed ade		Speed ade	
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input Delay from Pin to Internal Cells = 1	_	1,225	_	1,592	_	1,960	_	1,858	_	2,171	_	2,214	ps
Input Delay from Pin to Internal Cells = 0	_	89		115	_	142	_	569	_	609		616	ps

Maximum Input and Output Clock Rates

Table 5–32 and Table 5–33 show the maximum input and output clock rates for standard I/O pins in MAX II devices.

Table 5-32. MAX II Maximum Input Clock Rate for I/O

		М	AX II / MAX	IIG	MAX IIZ			
I/O Standard		-3 Speed Grade	–4 Speed Grade	–5 Speed Grade	-6 Speed Grade	–7 Speed Grade	–8 Speed Grade	Unit
3.3-V LVTTL	Without Schmitt Trigger	304	304	304	304	304	304	MHz
	With Schmitt Trigger	250	250	250	250	250	250	MHz
3.3-V LVCMOS	Without Schmitt Trigger	304	304	304	304	304	304	MHz
	With Schmitt Trigger	250	250	250	250	250	250	MHz
2.5-V LVTTL	Without Schmitt Trigger	220	220	220	220	220	220	MHz
	With Schmitt Trigger	188	188	188	188	188	188	MHz
2.5-V LVCMOS	Without Schmitt Trigger	220	220	220	220	220	220	MHz
	With Schmitt Trigger	188	188	188	188	188	188	MHz
1.8-V LVTTL	Without Schmitt Trigger	200	200	200	200	200	200	MHz
1.8-V LVCMOS	Without Schmitt Trigger	200	200	200	200	200	200	MHz
1.5-V LVCMOS	Without Schmitt Trigger	150	150	150	150	150	150	MHz
3.3-V PCI	Without Schmitt Trigger	304	304	304	304	304	304	MHz

Table 5–34. MAX II JTAG Timing Parameters (Part 2 of 2)

Symbol	Parameter	Min	Max	Unit
t _{JPSU}	JTAG port setup time (2)	8	_	ns
t _{JPH}	JTAG port hold time	10	_	ns
t _{JPCO}	JTAG port clock to output (2)		15	ns
t _{JPZX}	JTAG port high impedance to valid output (2)	_	15	ns
t _{JPXZ}	JTAG port valid output to high impedance (2)	_	15	ns
t _{JSSU}	Capture register setup time	8	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSCO}	Update register clock to output	_	25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Notes to Table 5-34:

- (1) Minimum clock period specified for 10 pF load on the TDO pin. Larger loads on TDO will degrade the maximum TCK frequency.
- (2) This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the t_{JPSU} minimum is 6 ns and t_{JPCO}, t_{JPZX}, and t_{JPXZ} are maximum values at 35 ns.

Referenced Documents

This chapter references the following documents:

- I/O Structure section in the MAX II Architecture chapter in the MAX II Device Handbook
- Hot Socketing and Power-On Reset in MAX II Devices chapter in the MAX II Device Handbook
- Operating Requirements for Altera Devices Data Sheet
- PowerPlay Power Analysis chapter in volume 3 of the Quartus II Handbook
- Understanding and Evaluating Power in MAX II Devices chapter in the MAX II Device Handbook
- *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook*
- Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook