



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

#### Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	1.71V ~ 1.89V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	116
Operating Temperature	-40°C ~ 100°C (TJ)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570gt144i5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1. Introduction

#### MII51001-1.9

## Introduction

The MAX® II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast performance, and reliable fitting versus other CPLD architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system programmability (ISP), MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.

## **Features**

The MAX II CPLD has the following features:

- Low-cost, low-power CPLD
- Instant-on, non-volatile architecture
- Standby current as low as 25 μA
- Provides fast propagation delay and clock-to-output times
- Provides four global clocks with two clocks available per logic array block (LAB)
- UFM block up to 8 Kbits for non-volatile storage
- MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V or 1.8 V
- MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
- Bus-friendly architecture including programmable slew rate, drive strength, bus-hold, and programmable pull-up resistors
- Schmitt triggers enabling noise tolerant inputs (programmable per pin)
- I/Os are fully compliant with the Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 66 MHz
- Supports hot-socketing
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
- ISP circuitry compliant with IEEE Std. 1532



Figure 2–5. LAB-Wide Control Signals

# **Logic Elements**

The smallest unit of logic in the MAX II architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry-select capability. A single LE also supports dynamic single-bit addition or subtraction mode selectable by an LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and DirectLink interconnects. See Figure 2–6.

## LUT Chain and Register Chain

In addition to the three general routing outputs, the LEs within an LAB have LUT chain and register chain outputs. LUT chain connections allow LUTs within the same LAB to cascade together for wide input functions. Register chain outputs allow registers within the same LAB to cascade together. The register chain output allows an LAB to use LUTs for a single combinational function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources. Refer to "MultiTrack Interconnect" on page 2–12 for more information about LUT chain and register chain connections.

### addnsub Signal

The LE's dynamic adder/subtractor feature saves logic resources by using one set of LEs to implement both an adder and a subtractor. This feature is controlled by the LAB-wide control signal addnsub. The addnsub signal sets the LAB to perform either A + B or A - B. The LUT computes addition; subtraction is computed by adding the two's complement of the intended subtractor. The LAB-wide signal converts to two's complement by inverting the B bits within the LAB and setting carry-in to 1, which adds one to the least significant bit (LSB). The LSB of an adder/subtractor must be placed in the first LE of the LAB, where the LAB-wide addnsub signal automatically sets the carry-in to 1. The Quartus II Compiler automatically places and uses the adder/subtractor feature when using adder/subtractor parameterized functions.

### **LE Operating Modes**

The MAX II LE can operate in one of the following modes:

- "Normal Mode"
- "Dynamic Arithmetic Mode"

Each mode uses LE resources differently. In each mode, eight available inputs to the LE, the four data inputs from the LAB local interconnect, carry-in0 and carry-in1 from the previous LE, the LAB carry-in from the previous carry-chain LAB, and the register chain connection are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset/load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes. The addnsub control signal is allowed in arithmetic mode.

The Quartus II software, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically chooses the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions.

The speed advantage of the carry-select chain is in the parallel precomputation of carry chains. Since the LAB carry-in selects the precomputed carry chain, not every LE is in the critical path. Only the propagation delays between LAB carry-in generation (LE 5 and LE 10) are now part of the critical path. This feature allows the MAX II architecture to implement high-speed counters, adders, multipliers, parity functions, and comparators of arbitrary width.

Figure 2–9 shows the carry-select circuitry in an LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. An LAB-wide carry-in bit selects which chain is used for the addition of given inputs. The carry-in signal for each chain, carry-in0 or carry-in1, selects the carry-out to carry forward to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is fed to local, row, or column interconnects.





- Auto-increment addressing
- Serial interface to logic array with programmable interface





## **UFM Storage**

Each device stores up to 8,192 bits of data in the UFM block. Table 2–3 shows the data size, sector, and address sizes for the UFM block.

 Table 2–3.
 UFM Array Size

Device	Total Bits	Sectors	Address Bits	Data Width
EPM240	8,192	2	9	16
EPM570		(4,096 bits/sector)		
EPM1270				
EPM2210				

There are 512 locations with 9-bit addressing ranging from 000h to 1FFh. Sector 0 address space is 000h to 0FFh and Sector 1 address space is from 100h to 1FFh. The data width is up to 16 bits of data. The Quartus II software automatically creates logic to accommodate smaller read or program data widths. Erasure of the UFM involves individual sector erasing (that is, one erase of sector 0 and one erase of sector 1 is required to erase the entire UFM block). Since sector erase is required before a program or write, having two sectors enables a sector size of data to be left untouched while the other sector is erased and programmed with new data.



### Note to Figure 2–16:

(1) The UFM block inputs and outputs can drive to/from all types of interconnects, not only DirectLink interconnects from adjacent row LABs.

## I/O Structure

IOEs support many features, including:

- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 66-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection
- Programmable input delay

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

### **Fast I/O Connection**

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and  $t_{PD}$  propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figure 2–20, Figure 2–21, and Figure 2–22 illustrate the fast I/O connection.



Figure 2–21 shows how a column I/O block connects to the logic array.



### Note to Figure 2-21:

```
(1) Each of the four IOEs in the column I/O block can have one data_out or fast_out output, one OE output, and one data_in input.
```

## I/O Standards and Banks

MAX II device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI

#### Figure 3-1. MAX II Parallel Flash Loader



#### Notes to Figure 3-1:

(1) This block is implemented in LEs.

(2) This function is supported in the Quartus II software.

## In System Programmability

MAX II devices can be programmed in-system via the industry standard 4-pin IEEE Std. 1149.1 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The logic, circuitry, and interconnects in the MAX II architecture are configured with flash-based SRAM configuration elements. These SRAM elements require configuration data to be loaded each time the device is powered. The process of loading the SRAM data is called configuration. The on-chip configuration flash memory (CFM) block stores the SRAM element's configuration data. The CFM block stores the design's configuration pattern in a reprogrammable flash array. During ISP, the MAX II JTAG and ISP circuitry programs the design pattern into the CFM block's non-volatile flash array.

The MAX II JTAG and ISP controller internally generate the high programming voltages required to program the CFM cells, allowing in-system programming with any of the recommended operating external voltage supplies (that is, 3.3 V/2.5 V or 1.8 V for the MAX IIG and MAX IIZ devices). ISP can be performed anytime after  $V_{\text{CCINT}}$  and all  $V_{\text{CCIO}}$  banks have been fully powered and the device has completed the configuration power-up time. By default, during in-system programming, the I/O pins are tri-stated and weakly pulled-up to  $V_{\text{CCIO}}$  to eliminate board conflicts. The insystem programming clamp and real-time ISP feature allow user control of I/O state or behavior during ISP.

For more information, refer to "In-System Programming Clamp" on page 3–6 and "Real-Time ISP" on page 3–7.

These devices also offer an ISP\_DONE bit that provides safe operation when insystem programming is interrupted. This ISP\_DONE bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

# 5. DC and Switching Characteristics



MII51005-2.5

## Introduction

System designers must consider the recommended DC and switching conditions discussed in this chapter to maintain the highest possible performance and reliability of the MAX<sup>®</sup> II devices. This chapter contains the following sections:

- "Operating Conditions" on page 5–1
- "Power Consumption" on page 5–8
- "Timing Model and Specifications" on page 5–8

## **Operating Conditions**

Table 5–1 through Table 5–12 provide information about absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for MAX II devices.

### **Absolute Maximum Ratings**

Table 5-1 shows the absolute maximum ratings for the MAX II device family.

Table 5-1. MAX II Device Absolute Maximum Ratings	(Note	1),	(2	)
---	-------	-----	----	---

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCINT</sub>	Internal supply voltage (3)	With respect to ground	-0.5	4.6	V
V <sub>CCIO</sub>	I/O supply voltage	_	-0.5	4.6	V
V	DC input voltage	_	-0.5	4.6	V
I <sub>OUT</sub>	DC output current, per pin (4)	_	-25	25	mA
T <sub>STG</sub>	Storage temperature	No bias	-65	150	0°
T <sub>AMB</sub>	Ambient temperature	Under bias (5)	-65	135	0°
TJ	Junction temperature	TQFP and BGA packages under bias	_	135	<b>3</b> °

#### Notes to Table 5-1:

(1) Refer to the Operating Requirements for Altera Devices Data Sheet.

(2) Conditions beyond those listed in Table 5–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.

(3) Maximum  $V_{\mbox{\tiny CCINT}}$  for MAX II devices is 4.6 V. For MAX IIG and MAX IIZ devices, it is 2.4 V.

(4) Refer to AN 286: Implementing LED Drivers in MAX & MAX II Devices for more information about the maximum source and sink current for MAX II devices.

(5) Refer to Table 5–2 for information about "under bias" conditions.

## **Recommended Operating Conditions**

Table 5–2 shows the MAX II device family recommended operating conditions.

Table 5-2. MAX II Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCINT</sub> (1)	3.3-V supply voltage for internal logic and ISP	MAX II devices	3.00	3.60	V
	2.5-V supply voltage for internal logic and ISP	MAX II devices	2.375	2.625	V
	1.8-V supply voltage for internal logic and ISP	MAX IIG and MAX IIZ devices	1.71	1.89	V
V <sub>ccio</sub> (1)	Supply voltage for I/O buffers, 3.3-V operation	_	3.00	3.60	V
	Supply voltage for I/O buffers, 2.5-V operation	_	2.375	2.625	V
	Supply voltage for I/O buffers, 1.8-V operation	_	1.71	1.89	V
	Supply voltage for I/O buffers, 1.5-V operation	_	1.425	1.575	V
V	Input voltage	(2), (3), (4)	-0.5	4.0	V
Vo	Output voltage	_	0	Vccio	V
TJ	Operating junction temperature	Commercial range	0	85	°C
		Industrial range	-40	100	°C
		Extended range (5)	-40	125	°C

Notes to Table 5-2:

(1) MAX II device in-system programming and/or user flash memory (UFM) programming via JTAG or logic array is not guaranteed outside the recommended operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, users are recommended to read back UFM contents and verify against the intended write data).

(2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

(3) During transitions, the inputs may overshoot to the voltages shown in the following table based upon input duty cycle. The DC case is equivalent to 100% duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX II Devices in Multi-Voltage Systems chapter in the MAX II Device Handbook.

- Max. Duty Cycle V<sub>ℕ</sub> 4.0 V
- 100% (DC)
- 4.1 90%
- 4.2 50%
- 4.3 30%
- 17% 4.4
- 4.5 10%

(4) All pins, including clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.

(5) For the extended temperature range of 100 to 125° C, MAX II UFM programming (erase/write) is only supported via the JTAG interface. UFM programming via the logic array interface is not guaranteed in this range.

## **Programming/Erasure Specifications**

Table 5–3 shows the MAX II device family programming/erasure specifications.

Table 5-3. MAX II Device Programming/Erasure Specifications

Parameter	Minimum	Typical	Maximum	Unit
Erase and reprogram cycles			100 (1)	Cycles

Note to Table 5-3:

(1) This specification applies to the UFM and configuration flash memory (CFM) blocks.

## **DC Electrical Characteristics**

Table 5-4 shows the MAX II device family DC electrical characteristics.

 Table 5-4.
 MAX II Device DC Electrical Characteristics (Note 1) (Part 1 of 2)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I <sub>I</sub>	Input pin leakage current	$V_1 = V_{CC10}$ max to 0 V (2)	-10		10	μA
l <sub>oz</sub>	Tri-stated I/O pin leakage current	$V_0 = V_{CCI0}$ max to 0 V (2)	-10		10	μA
I <sub>CCSTANDBY</sub>	V <sub>CCINT</sub> supply current	MAX II devices	_	12	_	mA
	(standby) <i>(3)</i>	MAX IIG devices	—	2	—	mA
		EPM240Z (Commercial grade) (4)	-	25	90	μA
		EPM240Z (Industrial grade) <i>(5)</i>	_	25	139	μA
		EPM570Z (Commercial grade) (4)	_	27	96	μA
		EPM570Z (Industrial grade) <i>(5)</i>	_	27	152	μA
V <sub>SCHMITT</sub> (6)	Hysteresis for Schmitt	V <sub>cci0</sub> = 3.3 V	_	400	_	mV
	trigger input (7)	$V_{ccio} = 2.5 V$	_	190	_	mV
I <sub>CCPOWERUP</sub>	V <sub>CCINT</sub> supply current	MAX II devices	_	55	_	mA
	during power-up (8)	MAX IIG and MAX IIZ devices	-	40		mA
R <sub>PULLUP</sub>	Value of I/O pin pull-up	$V_{ccio} = 3.3 V (9)$	5	_	25	kΩ
	resistor during user	$V_{ccio} = 2.5 V (9)$	10		40	kΩ
	programming	$V_{ccio} = 1.8 V (9)$	25	—	60	kΩ
		$V_{ccio} = 1.5 V (9)$	45		95	kΩ

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>ccio</sub>	I/O supply voltage	—	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage		$0.5 \times V_{ccio}$		V <sub>CC10</sub> + 0.5	V
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.3 \times V_{\text{cc10}}$	V
V <sub>он</sub>	High-level output voltage	IOH = -500 μA	$0.9 \times V_{ccio}$		_	V
V <sub>ol</sub>	Low-level output voltage	IOL = 1.5 mA			$0.1 \times V_{ccio}$	V

### Table 5–10. 3.3-V PCI Specifications (Note 1)

#### Note to Table 5-10:

(1) 3.3-V PCI I/O standard is only supported in Bank 3 of the EPM1270 and EPM2210 devices.

## **Bus Hold Specifications**

Table 5–11 shows the MAX II device family bus hold specifications.

					V <sub>CCIO</sub> Level					
		1.	5 V	1.	8 V	2.	5 V	3.3	3 V	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	20		30	_	50	_	70		μA
High sustaining current	V <sub>IN</sub> < V <sub>⊮</sub> (minimum)	-20	—	-30	_	-50	—	-70		μA
Low overdrive current	$0 V < V_{IN} < V_{CCIO}$	_	160		200		300		500	μA
High overdrive current	$0 V < V_{IN} < V_{CCIO}$	_	-160	_	-200	_	-300		-500	μA

Table 5–11.	<b>Bus Hold Specifications</b>
-------------	--------------------------------

## **Power-Up Timing**

Table 5–12 shows the power-up timing characteristics for MAX II devices.

Table 5-12. MAX II Power-Up Timing

Symbol	Parameter	Device	Min	Тур	Max	Unit
t <sub>config</sub> (1)	$V_{CONFIG}(1)$ The amount of time from when minimum $V_{CCINT}$ is reached until the device enters user mode (2)	EPM240		_	200	μs
		EPM570	_	_	300	μs
		EPM1270	_	_	300	μs
		EPM2210			450	μs

Notes to Table 5-12:

(1) Table 5–12 values apply to commercial and industrial range devices. For extended temperature range devices, the t<sub>CONFIG</sub> maximum values are as follows:
 Device Maximum

Device	Maximu
EPM240	300 µs
EPM570	400 µs
EPM1270	400 µs
EPM2210	500 us

(2) For more information about POR trigger voltage, refer to the *Hot Socketing and Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*.

## **Power Consumption**

Designers can use the Altera<sup>®</sup> PowerPlay Early Power Estimator and PowerPlay Power Analyzer to estimate the device power.



## **Timing Model and Specifications**

MAX II devices timing can be analyzed with the Altera Quartus<sup>®</sup> II software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 5–2.

MAX II devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Figure 5-2. MAX II Device Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters.

Refer to the *Understanding Timing in MAX II Devices* chapter in the *MAX II Device Handbook* for more information.

This section describes and specifies the performance, internal, external, and UFM timing specifications. All specifications are representative of the worst-case supply voltage and junction temperature conditions.

### **Preliminary and Final Timing**

Timing models can have either preliminary or final status. The Quartus II software issues an informational message during the design compilation if the timing models are preliminary. Table 5–13 shows the status of the MAX II device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under the worst-case voltage and junction temperature conditions.

Device	Preliminary	Final
EPM240	—	$\checkmark$
EPM240Z (1)	_	$\checkmark$
EPM570		$\checkmark$
EPM570Z (1)		$\checkmark$

Table 5-13.	MAX II Device	Timing Model	Status	(Part 1 of 2)
-------------	---------------	--------------	--------	---------------

Device	Preliminary	Final
EPM1270	—	$\checkmark$
EPM2210		$\checkmark$

Table 5–13.	MAX II Device	Timing Model Status	(Part 2 of 2)	)
-------------	---------------	---------------------	---------------	---

Note to Table 5-13:

(1) The MAX IIZ device timing models are only available in the Quartus II software version 8.0 and later.

## Performance

Table 5–14 shows the MAX II device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions. Performance values for –3, –4, and –5 speed grades are based on an EPM1270 device target, while –6, –7, and –8 speed grades are based on an EPM570Z device target.

Table 5–14. MAX II Device Performance

							Perfor	mance			
		Reso	<b>Resources Used</b>			X II / MAX	( IIG				
Resource Used	Design Size and Function	Mode	LEs	UFM Blocks	–3 Speed Grade	–4 Speed Grade	–5 Speed Grade	–6 Speed Grade	–7 Speed Grade	–8 Speed Grade	Unit
LE	16-bit counter (1)		16	0	304.0	247.5	201.1	184.1	123.5	118.3	MHz
	64-bit counter (1)		64	0	201.5	154.8	125.8	83.2	83.2	80.5	MHz
	16-to-1 multiplexer	_	11	0	6.0	8.0	9.3	17.4	17.3	20.4	ns
	32-to-1 multiplexer	_	24	0	7.1	9.0	11.4	12.5	22.8	25.3	ns
	16-bit XOR function	—	5	0	5.1	6.6	8.2	9.0	15.0	16.1	ns
	16-bit decoder with single address line		5	0	5.2	6.6	8.2	9.2	15.0	16.1	ns
UFM	512 × 16	None	3	1	10.0	10.0	10.0	10.0	10.0	10.0	MHz
	512 × 16	SPI (2)	37	1	8.0	8.0	8.0	9.7	9.7	9.7	MHz
	512 × 8	Parallel (3)	73	1	(4)	(4)	(4)	(4)	(4)	(4)	MHz
	512 × 16	I <sup>2</sup> C <i>(3)</i>	142	1	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	100 <i>(5)</i>	kHz

### Notes to Table 5-14:

(1) This design is a binary loadable up counter.

(2) This design is configured for read-only operation in Extended mode. Read and write ability increases the number of LEs used.

(3) This design is configured for read-only operation. Read and write ability increases the number of LEs used.

(4) This design is asynchronous.

(5) The I<sup>2</sup>C megafunction is verified in hardware up to 100-kHz serial clock line (SCL) rate.

	MAX II / MAX IIG										MAX IIZ						
		–3 S Gr	peed ade	–4 9 Gr	Speed ade	-5 : G	Speed rade	–6 S Gr	peed ade	–7 S Gr	peed ade	–8 S Gr	peed ade				
Standar	d	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit			
1.5-V LVCMOS	4 mA	—	1,118	—	1,454	—	1,789	—	580		588	—	588	ps			
	2 mA	—	2,410	_	3,133	_	3,856	_	915	_	923	—	923	ps			
3.3-V PCI	20 mA	—	19	_	25	_	31	_	72	_	71	_	74	ps			

 Table 5–17.
 t<sub>ZX</sub> IOE Microparameter Adders for Fast Slew Rate
 (Part 2 of 2)

Table 5–18.	<ul> <li>t<sub>ZX</sub> IOE Microparameter Adders for Slow Slew Ra</li> </ul>	ite
-------------	---	-----

			ľ	II XAN	/ MAX IIG			MAX IIZ							
–3 Speed Grade		Speed rade	–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade				
Standar	d	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
3.3-V LVTTL	16 mA		6,350	—	6,050	—	5,749	—	5,951	—	5,952	—	6,063	ps	
	8 mA		9,383	—	9,083		8,782	—	6,534	—	6,533	—	6,662	ps	
3.3-V LVCMOS	8 mA	_	6,350	—	6,050	—	5,749	—	5,951	_	5,952	—	6,063	ps	
	4 mA	_	9,383	—	9,083	_	8,782	_	6,534	—	6,533	—	6,662	ps	
2.5-V LVTTL /	14 mA	_	10,412	—	10,112	—	9,811	—	9,110	—	9,105	—	9,237	ps	
LVCMOS	7 mA	—	13,613	—	13,313	_	13,012	—	9,830	—	9,835	—	9,977	ps	
3.3-V PCI	20 mA	_	-75	_	-97	_	-120	_	6,534	_	6,533	-	6,662	ps	

**Table 5–19.**  $t_{XZ}$  IOE Microparameter Adders for Fast Slew Rate

				/ II XAN	MAX II	G								
		–3 S Gra	peed ade	–4 S Gr	Speed ade	ed –5 Speed –6 S Grade Gra		Speed –7 Speed Grade Grade			–8 S Gr			
Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	0	—	0	—	0	_	0	—	0	—	0	ps
	8 mA		-56	—	-72	—	-89		-69	—	-69	_	-69	ps
3.3-V LVCMOS	8 mA		0	—	0	—	0	_	0	—	0	—	0	ps
	4 mA	_	-56	—	-72	—	-89		-69	—	-69	—	-69	ps
2.5-V LVTTL /	14 mA	_	-3	—	-4	—	-5		-7	—	-11	_	-11	ps
LVCMOS	7 mA		-47	—	-61	—	-75	_	-66	—	-70	—	-70	ps
1.8-V LVTTL /	6 mA	_	119	—	155	—	191	_	45	—	34	_	37	ps
LVCMOS	3 mA		207	—	269	—	331	_	34	—	22	—	25	ps
1.5-V LVCMOS	4 mA		606	—	788	—	970	_	166	—	154	—	155	ps
	2 mA	—	673	—	875	—	1,077	_	190	—	177	_	179	ps
3.3-V PCI	20 mA		71	_	93	_	114	_	-69	_	-69	_	-69	ps

				N	/ MAX I		MAX IIZ								
			-3 S Gi	Speed rade	-4 9 Gi	Speed rade	–5 S Gr	Speed ade	–6 S Gr	Speed ade	-7 9 Gi	Speed rade	-8 : Gi	Speed rade	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
f <sub>cnt</sub>	Maximum global clock frequency for 16-bit counter	_		304.0 (1)		247.5		201.1		184.1		123.5		118.3	MHz

**Table 5–24.** EPM570 Global Clock External I/O Timing Parameters (Part 2 of 2)

Note to Table 5-24:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 5–25 shows the external I/O timing parameters for EPM1270 devices.

 Table 5–25.
 EPM1270 Global Clock External I/O Timing Parameters

			MAX II / MAX IIG									
			–3 Sp	eed Grade	–4 Spee	ed Grade	–5 Spee	ed Grade				
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Unit			
t <sub>PD1</sub>	Worst case pin-to-pin delay through 1 look-up table (LUT)	10 pF		6.2		8.1		10.0	ns			
t <sub>PD2</sub>	Best case pin-to-pin delay through 1 LUT	10 pF	_	3.7	_	4.8	_	5.9	ns			
t <sub>su</sub>	Global clock setup time	—	1.2	—	1.5	—	1.9	—	ns			
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	0	—	ns			
t <sub>co</sub>	Global clock to output delay	10 pF	2.0	4.6	2.0	5.9	2.0	7.3	ns			
t <sub>ch</sub>	Global clock high time	—	166	—	216	_	266	—	ps			
t <sub>cL</sub>	Global clock low time	—	166	—	216	—	266	_	ps			
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	_	3.3	_	4.0		5.0	_	ns			
f <sub>cnt</sub>	Maximum global clock frequency for 16-bit counter	—		304.0 (1)	_	247.5	_	201.1	MHz			

Note to Table 5-25:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

# **Referenced Documents**

This chapter references the following document:

Package Information chapter in the MAX II Device Handbook

# **Document Revision History**

Table 6–1 shows the revision history for this chapter.

Table 6–1.	Document Revision History
	Document nevision mistory

Date and Revision	Changes Made	Summary of Changes
August 2009, version 1.6	Updated Figure 6–1.	Added information for speed grade –8
October 2008, version 1.5	<ul> <li>Updated New Document Format.</li> </ul>	_
December 2007, version 1.4	<ul> <li>Added "Referenced Documents" section.</li> <li>Updated Figure 6–1.</li> </ul>	Updated document with MAX IIZ information.
December 2006, version 1.3	<ul> <li>Added document revision history.</li> </ul>	_
October 2006, version 1.2	<ul> <li>Updated Figure 6-1.</li> </ul>	_
June 2005, version 1.1	<ul> <li>Removed Dual Marking section.</li> </ul>	_