### Intel - EPM570T100C5 Datasheet





Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

#### Details

| Product Status                  | Active  |
|---------------------------------|---|
| Programmable Type               | In System Programmable                                  |
| Delay Time tpd(1) Max           | 5.4 ns  |
| Voltage Supply - Internal       | 2.5V, 3.3V  |
| Number of Logic Elements/Blocks | 570   |
| Number of Macrocells            | 440   |
| Number of Gates                 | -   |
| Number of I/O                   | 76  |
| Operating Temperature           | 0°C ~ 85°C (TJ)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-TQFP  |
| Supplier Device Package         | 100-TQFP (14x14)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/intel/epm570t100c5 |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2–1 shows a functional block diagram of the MAX II device.


Each MAX II device contains a flash memory block within its floorplan. On the EPM240 device, this block is located on the left side of the device. On the EPM570, EPM1270, and EPM2210 devices, the flash memory block is located on the bottom-left area of the device. The majority of this flash memory storage is partitioned as the dedicated configuration flash memory (CFM) block. The CFM block provides the non-volatile storage for all of the SRAM configuration information. The CFM automatically downloads and configures the logic and I/O at power-up, providing instant-on operation.

• For more information about configuration upon power-up, refer to the *Hot Socketing and Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*.

A portion of the flash memory within the MAX II device is partitioned into a small block for user data. This user flash memory (UFM) block provides 8,192 bits of general-purpose user storage. The UFM provides programmable port connections to the logic array for reading and writing. There are three LAB rows adjacent to this block, with column numbers varying by device.

Table 2–1 shows the number of LAB rows and columns in each device, as well as the number of LAB rows and columns adjacent to the flash memory area in the EPM570, EPM1270, and EPM2210 devices. The long LAB rows are full LAB rows that extend from one side of row I/O blocks to the other. The short LAB rows are adjacent to the UFM block; their length is shown as width in LAB columns.


#### Figure 2-6. MAX II LE




Each LE's programmable register can be configured for D, T, JK, or SR operation. Each register has data, true asynchronous load data, clock, clock enable, clear, and asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any LE can drive the register's clock and clear control signals. Either general-purpose I/O pins or LEs can drive the clock enable, preset, asynchronous load, and asynchronous data. The asynchronous load data input comes from the data3 input of the LE. For combinational functions, the LUT output bypasses the register and drives directly to the LE outputs.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output can drive these three outputs independently. Two LE outputs drive column or row and DirectLink routing connections and one drives local interconnect resources. This allows the LUT to drive one output while the register drives another output. This register packing feature improves device utilization because the device can use the register and the LUT for unrelated functions. Another special packing mode allows the register output to feed back into the LUT of the same LE so that the register is packed with its own fan-out LUT. This provides another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.


functions from LE 1 to LE 10 in the same LAB. The register chain connection allows the register output of one LE to connect directly to the register input of the next LE in the LAB for fast shift registers. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 2–11 shows the LUT chain and register chain interconnects.





The C4 interconnects span four LABs up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–12 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by column and row IOEs. For LAB interconnection, a primary LAB or its vertical LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column to-column connections.







#### Note to Figure 2-13:

(1) Any I/O pin can use a MultiTrack interconnect to route as a logic array-generated global clock signal.

The global clock network drives to individual LAB column signals, LAB column clocks [3..0], that span an entire LAB column from the top to the bottom of the device. Unused global clocks or control signals in a LAB column are turned off at the LAB column clock buffers shown in Figure 2–14. The LAB column clocks [3..0] are multiplexed down to two LAB clock signals and one LAB clear signal. Other control signal types route from the global clock network into the LAB local interconnect. See "LAB Control Signals" on page 2–5 for more information.

- Auto-increment addressing
- Serial interface to logic array with programmable interface





## **UFM Storage**

Each device stores up to 8,192 bits of data in the UFM block. Table 2–3 shows the data size, sector, and address sizes for the UFM block.

 Table 2–3.
 UFM Array Size

| Device  | Total Bits | Sectors             | Address Bits | Data Width |
|---------|------------|---------------------|--------------|------------|
| EPM240  | 8,192      | 2                   | 9            | 16         |
| EPM570  |            | (4,096 bits/sector) |              |            |
| EPM1270 |            |                     |              |            |
| EPM2210 |            |                     |              |            |

There are 512 locations with 9-bit addressing ranging from 000h to 1FFh. Sector 0 address space is 000h to 0FFh and Sector 1 address space is from 100h to 1FFh. The data width is up to 16 bits of data. The Quartus II software automatically creates logic to accommodate smaller read or program data widths. Erasure of the UFM involves individual sector erasing (that is, one erase of sector 0 and one erase of sector 1 is required to erase the entire UFM block). Since sector erase is required before a program or write, having two sectors enables a sector size of data to be left untouched while the other sector is erased and programmed with new data.

# I/O Structure

IOEs support many features, including:


- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 66-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection
- Programmable input delay

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

### Fast I/O Connection

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and  $t_{PD}$  propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figure 2–20, Figure 2–21, and Figure 2–22 illustrate the fast I/O connection.

#### Figure 2–19. MAX II IOE Structure



#### (1) Available in EPM1270 and EPM2210 devices only.

### I/O Blocks

The IOEs are located in I/O blocks around the periphery of the MAX II device. There are up to seven IOEs per row I/O block (5 maximum in the EPM240 device) and up to four IOEs per column I/O block. Each column or row I/O block interfaces with its adjacent LAB and MultiTrack interconnect to distribute signals throughout the device. The row I/O blocks drive row, column, or DirectLink interconnects. The column I/O blocks drive column interconnects.

### **Bus Hold**

Each MAX II device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not necessary to hold a signal level when the bus is tri-stated.

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. The designer can select this feature individually for each I/O pin. The bus-hold output will drive no higher than  $V_{\rm CCIO}$  to prevent overdriving signals. If the bus-hold feature is enabled, the device cannot use the programmable pull-up option.

The bus-hold circuitry uses a resistor to pull the signal level to the last driven state. The *DC and Switching Characteristics* chapter in the *MAX II Device Handbook* gives the specific sustaining current for each  $V_{CCIO}$  voltage level driven through this resistor and overdrive current used to identify the next-driven input level.

The bus-hold circuitry is only active after the device has fully initialized. The bus-hold circuit captures the value on the pin present at the moment user mode is entered.

### Programmable Pull-Up Resistor

Each MAX II device I/O pin provides an optional programmable pull-up resistor during user mode. If the designer enables this feature for an I/O pin, the pull-up resistor holds the output to the  $V_{CCIO}$  level of the output pin's bank.

P

The programmable pull-up resistor feature should not be used at the same time as the bus-hold feature on a given I/O pin.

### **Programmable Input Delay**

The MAX II IOE includes a programmable input delay that is activated to ensure zero hold times. A path where a pin directly drives a register, with minimal routing between the two, may require the delay to ensure zero hold time. However, a path where a pin drives a register through long routing or through combinational logic may not require the delay to achieve a zero hold time. The Quartus II software uses this delay to ensure zero hold times when needed.

### MultiVolt I/O Interface

The MAX II architecture supports the MultiVolt I/O interface feature, which allows MAX II devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation ( $V_{CCINT}$ ), and up to four sets for input buffers and I/O output driver buffers ( $V_{CCIO}$ ), depending on the number of I/O banks available in the devices where each set of VCC pins powers one I/O bank. The EPM240 and EPM570 devices have two I/O banks respectively while the EPM1270 and EPM2210 devices have four I/O banks respectively.

Connect VCCIO pins to either a 1.5-V, 1.8 V, 2.5-V, or 3.3-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply (that is, when VCCIO pins are connected to a 1.5-V power supply, the output levels are compatible with 1.5-V systems). When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems. Table 2–7 summarizes MAX II MultiVolt I/O support.

Table 2–7. MAX II MultiVolt I/O Support (Note 1)

|           |              | Input Signal |              |              |       | Output Signal |              |              |              |       |
|-----------|--------------|--------------|--------------|--------------|-------|---------------|--------------|--------------|--------------|-------|
| VCCIO (V) | 1.5 V        | 1.8 V        | 2.5 V        | 3.3 V        | 5.0 V | 1.5 V         | 1.8 V        | 2.5 V        | 3.3 V        | 5.0 V |
| 1.5       | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | —     | $\checkmark$  | _            |              | _            | —     |
| 1.8       | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | _     | ✓ (2)         | $\checkmark$ | _            | _            | —     |
| 2.5       | _            | _            | $\checkmark$ | $\checkmark$ | _     | ✓ (3)         | ✓ (3)        | $\checkmark$ | _            | _     |
| 3.3       | _            | —            | ✓ (4)        | $\checkmark$ | ✓ (5) | ✓ (6)         | ✓ (6)        | ✓ (6)        | $\checkmark$ | ✓ (7) |

#### Notes to Table 2-7:

(1) To drive inputs higher than  $V_{CGIO}$  but less than 4.0 V including the overshoot, disable the I/O clamp diode. However, to drive 5.0-V inputs to the device, enable the I/O clamp diode to prevent V<sub>1</sub> from rising above 4.0 V.

- (2) When  $V_{CCIO} = 1.8$  V, a MAX II device can drive a 1.5-V device with 1.8-V tolerant inputs.
- (3) When  $V_{CCIO} = 2.5$  V, a MAX II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.
- (4) When V<sub>CCI0</sub> = 3.3 V and a 2.5-V input signal feeds an input pin, the VCCI0 supply current will be slightly larger than expected.
- (5) MAX II devices can be 5.0-V tolerant with the use of an external resistor and the internal I/O clamp diode on the EPM1270 and EPM2210 devices.
- (6) When  $V_{CCIO} = 3.3$  V, a MAX II device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.
- (7) When V<sub>CCI0</sub> = 3.3 V, a MAX II device can drive a device with 5.0-V TTL inputs but not 5.0-V CMOS inputs. In the case of 5.0-V CMOS, opendrain setting with internal I/O clamp diode (available only on EPM1270 and EPM2210 devices) and external resistor is required.



• For information about output pin source and sink current guidelines, refer to the *AN* 428: *MAX II CPLD Design Guidelines*.

# **Referenced Documents**

This chapter referenced the following documents:

- AN 428: MAX II CPLD Design Guidelines
- DC and Switching Characteristics chapter in the MAX II Device Handbook
- *Hot Socketing and Power-On Reset in MAX II Devices* chapter in the *MAX II Device Handbook*
- Using User Flash Memory in MAX II Devices chapter in the MAX II Device Handbook

|  | Table 3-1. | MAX II JTAG | Instructions | (Part 2 of 2) |
|--|------------|-------------|--------------|---------------|
|--|------------|-------------|--------------|---------------|

| JTAG Instruction          | Instruction Code | Description   |
|---------------------------|------------------|---|
| CLAMP (1)                 | 00 0000 1010     | Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation, while holding I/O pins to a state defined by the data in the boundary-scan register. |
| USER0                     | 00 0000 1100     | This instruction allows you to define the scan chain between $TDI$ and $TDO$ in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.   |
| USER1                     | 00 0000 1110     | This instruction allows you to define the scan chain between $TDI$ and $TDO$ in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.   |
| IEEE 1532<br>instructions | (2)              | IEEE 1532 ISC instructions used when programming a MAX II device via the JTAG port.   |

#### Notes to Table 3-1:

(1) HIGHZ, CLAMP, and EXTEST instructions do not disable weak pull-up resistors or bus hold features.

(2) These instructions are shown in the 1532 BSDL files, which will be posted on the Altera® website at www.altera.com when they are available.

Unsupported JTAG instructions should not be issued to the MAX II device as this may put the device into an unknown state, requiring a power cycle to recover device operation.

The MAX II device instruction register length is 10 bits and the USERCODE register length is 32 bits. Table 3–2 and Table 3–3 show the boundary-scan register length and device IDCODE information for MAX II devices.

Table 3–2. MAX II Boundary-Scan Register Length

| Device  | Boundary-Scan Register Length |
|---------|-------------------------------|
| EPM240  | 240                           |
| EPM570  | 480                           |
| EPM1270 | 636                           |
| EPM2210 | 816                           |

#### Table 3-3. 32-Bit MAX II Device IDCODE (Part 1 of 2)

| Device   | Version<br>(4 Bits) | Part Number         | Manufacturer<br>Identity (11 Bits) | LSB<br>(1 Bit) <i>(2)</i> | HEX IDCODE |
|----------|---------------------|---------------------|------------------------------------|---------------------------|------------|
| EPM240   | 0000                | 0010 0000 1010 0001 | 000 0110 1110                      | 1                         | 0x020A10DD |
| EPM240G  |                     |                     |                                    |                           |            |
| EPM570   | 0000                | 0010 0000 1010 0010 | 000 0110 1110                      | 1                         | 0x020A20DD |
| EPM570G  |                     |                     |                                    |                           |            |
| EPM1270  | 0000                | 0010 0000 1010 0011 | 000 0110 1110                      | 1                         | 0x020A30DD |
| EPM1270G |                     |                     |                                    |                           |            |
| EPM2210  | 0000                | 0010 0000 1010 0100 | 000 0110 1110                      | 1                         | 0x020A40DD |
| EPM2210G |                     |                     |                                    |                           |            |

# 4. Hot Socketing and Power-On Reset in MAX II Devices

#### MII51004-2.1

# Introduction

MAX<sup>®</sup> II devices offer hot socketing, also known as hot plug-in or hot swap, and power sequencing support. Designers can insert or remove a MAX II board in a system during operation without undesirable effects to the system bus. The hot socketing feature removes some of the difficulties designers face when using components on printed circuit boards (PCBs) that contain a mixture of 3.3-, 2.5-, 1.8-, and 1.5-V devices.

The MAX II device hot socketing feature provides:

- Board or device insertion and removal
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

This chapter contains the following sections:

- "MAX II Hot-Socketing Specifications" on page 4–1
- "Power-On Reset Circuitry" on page 4–5

# **MAX II Hot-Socketing Specifications**

MAX II devices offer all three of the features required for the hot-socketing capability listed above without any external components or special design requirements. The following are hot-socketing specifications:

- The device can be driven before and during power-up or power-down without any damage to the device itself.
- I/O pins remain tri-stated during power-up. The device does not drive out before or during power-up, thereby affecting other buses in operation.
- Signal pins do not drive the  $V_{CCIO}$  or  $V_{CCINT}$  power supplies. External input signals to device I/O pins do not power the device  $V_{CCIO}$  or  $V_{CCINT}$  power supplies via internal paths. This is true if the  $V_{CCINT}$  and the  $V_{CCIO}$  supplies are held at GND.


### **Devices Can Be Driven before Power-Up**

Signals can be driven into the MAX II device I/O pins and GCLK[3..0] pins before or during power-up or power-down without damaging the device. MAX II devices support any power-up or power-down sequence ( $V_{CCIO1}$ ,  $V_{CCIO2}$ ,  $V_{CCIO3}$ ,  $V_{CCIO4}$ ,  $V_{CCINT}$ ), simplifying the system-level design.

When the I/O pin receives a negative ESD zap at the pin that is less than -0.7 V (0.7 V is the voltage drop across a diode), the intrinsic

P-Substrate/N+ drain diode is forward biased. Therefore, the discharge ESD current path is from GND to the I/O pin, as shown in Figure 4–4.





# **Power-On Reset Circuitry**

MAX II devices have POR circuits to monitor  $V_{CCINT}$  and  $V_{CCD}$  voltage levels during power-up. The POR circuit monitors these voltages, triggering download from the non-volatile configuration flash memory (CFM) block to the SRAM logic, maintaining tri-state of the I/O pins (with weak pull-up resistors enabled) before and during this process. When the MAX II device enters user mode, the POR circuit releases the I/O pins to user functionality. The POR circuit of the MAX II (except MAX IIZ) device continues to monitor the  $V_{CCINT}$  voltage level to detect a brown-out condition. The POR circuit of the MAX IIZ device does not monitor the  $V_{CCINT}$  voltage level after the device enters into user mode. More details are provided in the following sub-sections.

| 5–6 |  |
|-----|--|
|     |  |

| Symbol          | Parameter                 | Conditions                             | Minimum                 | Maximum | Unit |
|-----------------|---------------------------|--|-------------------------|---------|------|
| V <sub>OH</sub> | High-level output voltage | $V_{ccio} = 3.0,$<br>IOH = -0.1 mA (1) | $V_{\text{ccio}} - 0.2$ | —       | V    |
| V <sub>OL</sub> | Low-level output voltage  | $V_{ccio} = 3.0,$<br>IOL = 0.1 mA (1)  | _                       | 0.2     | V    |

Table 5-6. 3.3-V LVCMOS Specifications (Part 2 of 2)

#### Table 5-7. 2.5-V I/O Specifications

| Symbol            | Parameter                 | Conditions        | Minimum | Maximum | Unit |
|-------------------|---------------------------|-------------------|---------|---------|------|
| V <sub>CCIO</sub> | I/O supply voltage        | _                 | 2.375   | 2.625   | V    |
| VIH               | High-level input voltage  |                   | 1.7     | 4.0     | V    |
| VIL               | Low-level input voltage   |                   | -0.5    | 0.7     | V    |
| V <sub>он</sub>   | High-level output voltage | IOH = -0.1 mA (1) | 2.1     |         | V    |
|                   |                           | IOH = -1 mA (1)   | 2.0     | —       | V    |
|                   |                           | IOH = -2 mA (1)   | 1.7     |         | V    |
| V <sub>ol</sub>   | Low-level output voltage  | IOL = 0.1 mA (1)  | —       | 0.2     | V    |
|                   |                           | IOL = 1 mA (1)    |         | 0.4     | V    |
|                   |                           | IOL = 2 mA (1)    | _       | 0.7     | V    |

#### Table 5-8. 1.8-V I/O Specifications

| Symbol            | Parameter                 | Conditions            | Minimum                       | Maximum                | Unit |
|-------------------|---------------------------|-----------------------|-------------------------------|------------------------|------|
| V <sub>ccio</sub> | I/O supply voltage        | —                     | 1.71                          | 1.89                   | V    |
| VIH               | High-level input voltage  | —                     | $0.65 \times V_{\text{CCIO}}$ | 2.25 <i>(2)</i>        | V    |
| VIL               | Low-level input voltage   | —                     | -0.3                          | $0.35 \times V_{ccio}$ | V    |
| V <sub>OH</sub>   | High-level output voltage | IOH = -2 mA (1)       | $V_{\text{ccio}} - 0.45$      | _                      | V    |
| V <sub>ol</sub>   | Low-level output voltage  | IOL = 2 mA <i>(1)</i> |                               | 0.45                   | V    |

### Table 5-9. 1.5-V I/O Specifications

| Symbol            | Parameter                 | Conditions      | Minimum                | Maximum                            | Unit |
|-------------------|---------------------------|-----------------|------------------------|------------------------------------|------|
| V <sub>ccio</sub> | I/O supply voltage        | —               | 1.425                  | 1.575                              | V    |
| VIH               | High-level input voltage  | —               | $0.65 \times V_{ccio}$ | V <sub>ccio</sub> + 0.3 <i>(2)</i> | V    |
| VIL               | Low-level input voltage   | —               | -0.3                   | $0.35 \times V_{ccio}$             | V    |
| V <sub>OH</sub>   | High-level output voltage | IOH = -2 mA (1) | $0.75 \times V_{ccio}$ |                                    | V    |
| Vol               | Low-level output voltage  | IOL = 2 mA (1)  | —                      | $0.25 \times V_{ccio}$             | V    |

#### Notes to Table 5–5 through Table 5–9:

(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX II Architecture chapter (I/O Structure section) in the MAX II Device Handbook.

(2) This maximum  $V_{IH}$  reflects the JEDEC specification. The MAX II input buffer can tolerate a  $V_{IH}$  maximum of 4.0, as specified by the  $V_{I}$  parameter in Table 5–2.

|                            |  |     | Ν            | IAX II | / MAX II      | G   |             |     |               | M   | AX IIZ        |     |               |      |
|----------------------------|--|-----|--------------|--------|---------------|-----|-------------|-----|---------------|-----|---------------|-----|---------------|------|
|                            |  |     | Speed<br>ade |        | Speed<br>rade |     | peed<br>ade |     | Speed<br>rade |     | Speed<br>rade |     | Speed<br>rade |      |
| Symbol                     | Parameter  | Min | Max          | Min    | Max           | Min | Max         | Min | Max           | Min | Max           | Min | Max           | Unit |
| t <sub>fastio</sub>        | Data output delay<br>from adjacent LE<br>to I/O block          |     | 159          |        | 207           |     | 254         |     | 170           | _   | 348           |     | 428           | ps   |
| t <sub>iN</sub>            | I/O input pad and<br>buffer delay                              | _   | 708          | _      | 920           |     | 1,132       | _   | 907           | _   | 970           | _   | 986           | ps   |
| t <sub>glob</sub> (1)      | I/O input pad and<br>buffer delay used<br>as global signal pin | _   | 1,519        |        | 1,974         | _   | 2,430       |     | 2,261         |     | 2,670         | _   | 3,322         | ps   |
| t <sub>ioe</sub>           | Internally<br>generated output<br>enable delay                 |     | 354          | _      | 374           |     | 460         |     | 530           | _   | 966           | _   | 1,410         | ps   |
| t <sub>DL</sub>            | Input routing delay  | _   | 224          | —      | 291           | _   | 358         | _   | 318           | —   | 410           | _   | 509           | ps   |
| t <sub>od</sub> <i>(2)</i> | Output delay buffer<br>and pad delay                           | _   | 1,064        |        | 1,383         |     | 1,702       | —   | 1,319         |     | 1,526         | _   | 1,543         | ps   |
| t <sub>xz</sub> <i>(3)</i> | Output buffer<br>disable delay                                 | _   | 756          | _      | 982           | —   | 1,209       | —   | 1,045         | —   | 1,264         | _   | 1,276         | ps   |
| t <sub>zx</sub> (4)        | Output buffer<br>enable delay                                  | —   | 1,003        |        | 1,303         |     | 1,604       | _   | 1,160         | _   | 1,325         | —   | 1,353         | ps   |

Table 5–16. IOE Internal Timing Microparameters

#### Notes to Table 5-16:

(1) Delay numbers for t<sub>GLOB</sub> differ for each device density and speed grade. The delay numbers for t<sub>GLOB</sub>, shown in Table 5–16, are based on an EPM240 device target.

(2) Refer to Table 5–32 and 5–24 for delay adders associated with different I/O standards, drive strengths, and slew rates.

(3) Refer to Table 5–19 and 5–14 for txz delay adders associated with different I/O standards, drive strengths, and slew rates.

(4) Refer to Table 5–17 and 5–13 for  $t_{zx}$  delay adders associated with different I/O standards, drive strengths, and slew rates.

Table 5–17 through Table 5–20 show the adder delays for  $t_{zx}$  and  $t_{xz}$  microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength.

 Table 5–17.
 t<sub>ZX</sub> IOE Microparameter Adders for Fast Slew Rate
 (Part 1 of 2)

|               |       |     | I           | MAX II , | / MAX III    | G   |               |     |             | MA  | X IIZ       |                                       |             |      |
|---------------|-------|-----|-------------|----------|--------------|-----|---------------|-----|-------------|-----|-------------|---------------------------------------|-------------|------|
|               |       |     | peed<br>ade |          | Speed<br>ade |     | Speed<br>rade |     | peed<br>ade |     | peed<br>ade |                                       | peed<br>ade |      |
| Standard      | d     | Min | Max         | Min      | Max          | Min | Max           | Min | Max         | Min | Max         | Min         Max           —         0 |             | Unit |
| 3.3-V LVTTL   | 16 mA | —   | 0           | —        | 0            | —   | 0             | —   | 0           | —   | 0           | —                                     | 0           | ps   |
|               | 8 mA  | —   | 28          |          | 37           |     | 45            | —   | 72          | _   | 71          |                                       | 74          | ps   |
| 3.3-V LVCMOS  | 8 mA  | —   | 0           | _        | 0            | _   | 0             | —   | 0           | —   | 0           | _                                     | 0           | ps   |
|               | 4 mA  | _   | 28          |          | 37           |     | 45            | _   | 72          | _   | 71          |                                       | 74          | ps   |
| 2.5-V LVTTL / | 14 mA | —   | 14          |          | 19           |     | 23            | —   | 75          | —   | 87          | _                                     | 90          | ps   |
| LVCMOS        | 7 mA  | —   | 314         | _        | 409          | _   | 503           | —   | 162         | —   | 174         | _                                     | 177         | ps   |
| 1.8-V LVTTL / | 6 mA  | —   | 450         | —        | 585          | _   | 720           | —   | 279         | _   | 289         | _                                     | 291         | ps   |
| LVCMOS        | 3 mA  | _   | 1,443       |          | 1,876        |     | 2,309         |     | 499         |     | 508         |                                       | 512         | ps   |

|              |       |     | ſ           | MAX II , | / MAX II     | G   |               |     |             | MA  | X IIZ       |     |              |      |
|--------------|-------|-----|-------------|----------|--------------|-----|---------------|-----|-------------|-----|-------------|-----|--------------|------|
|              |       |     | peed<br>ade |          | Speed<br>ade |     | Speed<br>rade |     | peed<br>ade |     | peed<br>ade |     | speed<br>ade |      |
| Standard     | ł     | Min | Max         | Min      | Max          | Min | Max           | Min | Max         | Min | Max         | Min | Max          | Unit |
| 1.5-V LVCMOS | 4 mA  | —   | 1,118       | —        | 1,454        |     | 1,789         | —   | 580         |     | 588         | —   | 588          | ps   |
|              | 2 mA  | —   | 2,410       | —        | 3,133        | _   | 3,856         | _   | 915         | _   | 923         | —   | 923          | ps   |
| 3.3-V PCI    | 20 mA | _   | 19          | _        | 25           | _   | 31            | _   | 72          |     | 71          |     | 74           | ps   |

 Table 5–17.
 t<sub>ZX</sub> IOE Microparameter Adders for Fast Slew Rate
 (Part 2 of 2)

| Table 5–18. | t <sub>ZX</sub> IOE Microparameter Adders for Slow Slew Rate |  |
|-------------|--|--|
|-------------|--|--|

|               |       |     | Γ             | II XAN | / MAX IIG      |     |               |     |              | MA  | X IIZ         |     |               |      |
|---------------|-------|-----|---------------|--------|----------------|-----|---------------|-----|--------------|-----|---------------|-----|---------------|------|
|               |       | -   | Speed<br>rade | -      | Speed<br>irade | -   | Speed<br>rade | -   | Speed<br>ade | -   | Speed<br>rade | -   | Speed<br>'ade |      |
| Standar       | d     | Min | Max           | Min    | Max            | Min | Max           | Min | Max          | Min | Max           | Min | Max           | Unit |
| 3.3-V LVTTL   | 16 mA | —   | 6,350         | —      | 6,050          | —   | 5,749         | —   | 5,951        | —   | 5,952         | —   | 6,063         | ps   |
|               | 8 mA  |     | 9,383         | —      | 9,083          | —   | 8,782         | —   | 6,534        | —   | 6,533         | —   | 6,662         | ps   |
| 3.3-V LVCMOS  | 8 mA  |     | 6,350         | —      | 6,050          | —   | 5,749         | —   | 5,951        | —   | 5,952         | —   | 6,063         | ps   |
|               | 4 mA  |     | 9,383         | —      | 9,083          | —   | 8,782         | —   | 6,534        | —   | 6,533         | —   | 6,662         | ps   |
| 2.5-V LVTTL / | 14 mA | _   | 10,412        | —      | 10,112         | —   | 9,811         | —   | 9,110        | —   | 9,105         | —   | 9,237         | ps   |
| LVCMOS        | 7 mA  | —   | 13,613        | —      | 13,313         | —   | 13,012        | —   | 9,830        | -   | 9,835         | —   | 9,977         | ps   |
| 3.3-V PCI     | 20 mA |     | -75           | —      | -97            | —   | -120          | —   | 6,534        |     | 6,533         | —   | 6,662         | ps   |

**Table 5–19.** $t_{XZ}$  IOE Microparameter Adders for Fast Slew Rate


|               |       |     | N           | / II XAN | MAX II       | G   |              |     |             | MA  | X IIZ       |         |             |      |
|---------------|-------|-----|-------------|----------|--------------|-----|--------------|-----|-------------|-----|-------------|---------|-------------|------|
|               |       |     | peed<br>ade |          | Speed<br>ade |     | Speed<br>ade |     | peed<br>ade |     | peed<br>ade | 1       | peed<br>ade |      |
| Standar       | d     | Min | Max         | Min      | Max          | Min | Max          | Min | Max         | Min | Max         | Min Max |             | Unit |
| 3.3-V LVTTL   | 16 mA | —   | 0           | —        | 0            | —   | 0            | _   | 0           | —   | 0           | —       | 0           | ps   |
|               | 8 mA  | _   | -56         | —        | -72          | —   | -89          |     | -69         | —   | -69         | _       | -69         | ps   |
| 3.3-V LVCMOS  | 8 mA  | _   | 0           | —        | 0            | —   | 0            |     | 0           | —   | 0           | _       | 0           | ps   |
|               | 4 mA  |     | -56         | —        | -72          | —   | -89          | _   | -69         | —   | -69         | _       | -69         | ps   |
| 2.5-V LVTTL / | 14 mA |     | -3          | —        | -4           | _   | -5           |     | -7          | —   | -11         | _       | -11         | ps   |
| LVCMOS        | 7 mA  | _   | -47         | —        | -61          | —   | -75          | _   | -66         | —   | -70         | _       | -70         | ps   |
| 1.8-V LVTTL / | 6 mA  |     | 119         | —        | 155          | —   | 191          | _   | 45          | —   | 34          | _       | 37          | ps   |
| LVCMOS        | 3 mA  | _   | 207         | —        | 269          | —   | 331          |     | 34          | —   | 22          | _       | 25          | ps   |
| 1.5-V LVCMOS  | 4 mA  | —   | 606         | —        | 788          | —   | 970          | _   | 166         | —   | 154         | _       | 155         | ps   |
|               | 2 mA  | —   | 673         | _        | 875          | —   | 1,077        | _   | 190         | —   | 177         | _       | 179         | ps   |
| 3.3-V PCI     | 20 mA |     | 71          | —        | 93           | —   | 114          | _   | -69         | —   | -69         | _       | -69         | ps   |

|                   |  |              | N   | IAX II / | MAX I       | G            |     |     |             | MA  | X IIZ       |     |             |      |
|-------------------|--|--------------|-----|----------|-------------|--------------|-----|-----|-------------|-----|-------------|-----|-------------|------|
|                   |  | –3 Sj<br>Gra |     |          | peed<br>ade | –5 Sj<br>Gra |     |     | peed<br>Ide |     | peed<br>ade |     | peed<br>ade |      |
| Symbol            | Parameter  | Min          | Max | Min      | Max         | Min          | Max | Min | Max         | Min | Max         | Min | Max         | Unit |
| t <sub>oe</sub>   | Delay from data<br>register clock to data<br>register output   | 180          | -   | 180      | _           | 180          | _   | 180 |             | 180 |             | 180 |             | ns   |
| t <sub>RA</sub>   | Maximum read<br>access time  |              | 65  | _        | 65          |              | 65  | _   | 65          | _   | 65          | _   | 65          | ns   |
| t <sub>oscs</sub> | Maximum delay<br>between the<br>OSC_ENA rising<br>edge to the<br>erase/program signal<br>rising edge     | 250          | _   | 250      | _           | 250          |     | 250 |             | 250 |             | 250 |             | ns   |
| t <sub>osch</sub> | Minimum delay<br>allowed from the<br>erase/program signal<br>going low to<br>OSC_ENA signal<br>going low | 250          | _   | 250      |             | 250          |     | 250 |             | 250 |             | 250 |             | ns   |

#### Table 5-21. UFM Block Internal Timing Microparameters (Part 3 of 3)

Figure 5–3 through Figure 5–5 show the read, program, and erase waveforms for UFM block timing parameters shown in Table 5–21.

#### Figure 5–3. UFM Read Waveforms



|                  |   |           |     | ſ                   | MAX II , | / MAX II     | G   |              |     |              | MA  | X IIZ         |     |              |      |
|------------------|---|-----------|-----|---------------------|----------|--------------|-----|--------------|-----|--------------|-----|---------------|-----|--------------|------|
|                  |   |           |     | Speed<br>rade       |          | Speed<br>ade |     | Speed<br>ade |     | Speed<br>ade |     | Speed<br>'ade |     | Speed<br>ade |      |
| Symbol           | Parameter   | Condition | Min | Max                 | Min      | Max          | Min | Max          | Min | Max          | Min | Max           | Min | Max          | Unit |
| f <sub>cnt</sub> | Maximum<br>global clock<br>frequency for<br>16-bit<br>counter |           | _   | 304.0<br><i>(1)</i> |          | 247.5        |     | 201.1        |     | 184.1        |     | 123.5         |     | 118.3        | MHz  |

#### Table 5–23. EPM240 Global Clock External I/O Timing Parameters (Part 2 of 2)

#### Note to Table 5-23:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 5–24 shows the external I/O timing parameters for EPM570 devices.

|                  |  |           |     | Ν             | II XAN | / MAX I      | IG  |              |     |             | MA  | X IIZ         |     |              |      |
|------------------|--|-----------|-----|---------------|--------|--------------|-----|--------------|-----|-------------|-----|---------------|-----|--------------|------|
|                  |  |           |     | Speed<br>rade |        | Speed<br>ade |     | Speed<br>ade |     | peed<br>ade |     | Speed<br>rade |     | Speed<br>ade |      |
| Symbol           | Parameter  | Condition | Min | Max           | Min    | Max          | Min | Max          | Min | Max         | Min | Max           | Min | Max          | Unit |
| t <sub>PD1</sub> | Worst case pin-<br>to-pin delay<br>through 1 look-<br>up table (LUT) | 10 pF     | _   | 5.4           | -      | 7.0          | _   | 8.7          |     | 9.5         |     | 15.1          | _   | 17.7         | ns   |
| t <sub>PD2</sub> | Best case pin-<br>to-pin delay<br>through 1 LUT                      | 10 pF     | _   | 3.7           | -      | 4.8          | _   | 5.9          | _   | 5.7         | —   | 7.7           | -   | 8.5          | ns   |
| t <sub>su</sub>  | Global clock<br>setup time   |           | 1.2 | _             | 1.5    | _            | 1.9 | —            | 2.2 | _           | 3.9 | _             | 4.4 | _            | ns   |
| t <sub>H</sub>   | Global clock<br>hold time  |           | 0   | —             | 0      |              | 0   | _            | 0   |             | 0   |               | 0   | _            | ns   |
| t <sub>co</sub>  | Global clock to<br>output delay                                      | 10 pF     | 2.0 | 4.5           | 2.0    | 5.8          | 2.0 | 7.1          | 2.0 | 6.7         | 2.0 | 8.2           | 2.0 | 8.7          | ns   |
| t <sub>ch</sub>  | Global clock<br>high time  |           | 166 | _             | 216    |              | 266 | _            | 253 |             | 335 |               | 339 | _            | ps   |
| tc∟              | Global clock<br>low time   |           | 166 | _             | 216    |              | 266 | _            | 253 |             | 335 |               | 339 | _            | ps   |
| t <sub>ont</sub> | Minimum<br>global clock<br>period for<br>16-bit counter              | _         | 3.3 |               | 4.0    |              | 5.0 |              | 5.4 |             | 8.1 |               | 8.4 |              | ns   |

 Table 5–24.
 EPM570 Global Clock External I/O Timing Parameters
 (Part 1 of 2)

|               |       |     | Μ           | AX II / | MAX IIG     | Ì   |              |     |             | MA  | X IIZ       |     |             |      |
|---------------|-------|-----|-------------|---------|-------------|-----|--------------|-----|-------------|-----|-------------|-----|-------------|------|
|               |       | 1   | peed<br>ade |         | peed<br>ade |     | Speed<br>ade | 1   | peed<br>ade |     | peed<br>ade |     | peed<br>ade |      |
| I/O Standa    | rd    | Min | Max         | Min     | Max         | Min | Max          | Min | Max         | Min | Max         | Min | Max         | Unit |
| 3.3-V LVTTL   | 16 mA | —   | 0           | —       | 0           | _   | 0            | —   | 0           | —   | 0           | —   | 0           | ps   |
|               | 8 mA  |     | 65          | —       | 84          |     | 104          | —   | -6          | —   | -2          | —   | -3          | ps   |
| 3.3-V LVCMOS  | 8 mA  |     | 0           | —       | 0           |     | 0            | —   | 0           | —   | 0           | —   | 0           | ps   |
|               | 4 mA  | —   | 65          | —       | 84          | —   | 104          | —   | -6          | —   | -2          | —   | -3          | ps   |
| 2.5-V LVTTL / | 14 mA | _   | 122         |         | 158         |     | 195          | _   | -63         | —   | -71         | —   | -88         | ps   |
| LVCMOS        | 7 mA  | _   | 193         |         | 251         |     | 309          | —   | 10          | —   | -1          | —   | 1           | ps   |
| 1.8-V LVTTL / | 6 mA  | _   | 568         |         | 738         |     | 909          | _   | 128         | —   | 118         | —   | 118         | ps   |
| LVCMOS        | 3 mA  | _   | 654         | _       | 850         |     | 1,046        | _   | 352         | —   | 327         | —   | 332         | ps   |
| 1.5-V LVCMOS  | 4 mA  | _   | 1,059       | —       | 1,376       |     | 1,694        |     | 421         | —   | 400         | —   | 400         | ps   |
|               | 2 mA  | _   | 1,167       |         | 1,517       |     | 1,867        | _   | 757         | —   | 743         | —   | 743         | ps   |
| 3.3-V PCI     | 20 mA | _   | 3           | —       | 4           | _   | 5            | _   | -6          | —   | -2          | —   | -3          | ps   |

Table 5–29. External Timing Output Delay and  $t_{\scriptscriptstyle OD}$  Adders for Fast Slew Rate

|               |       |     | ſ             | II XAN | / MAX IIO     | )   |               |     |               | M   | AX IIZ        |     |               |      |
|---------------|-------|-----|---------------|--------|---------------|-----|---------------|-----|---------------|-----|---------------|-----|---------------|------|
|               |       |     | Speed<br>rade |        | Speed<br>rade |     | Speed<br>rade | -   | Speed<br>rade |     | Speed<br>rade |     | Speed<br>rade |      |
| I/O Standa    | rd    | Min | Max           | Min    | Max           | Min | Max           | Min | Max           | Min | Max           | Min | Max           | Unit |
| 3.3-V LVTTL   | 16 mA | _   | 7,064         | —      | 6,745         | —   | 6,426         | —   | 5,966         | —   | 5,992         | —   | 6,118         | ps   |
|               | 8 mA  |     | 7,946         |        | 7,627         |     | 7,308         |     | 6,541         |     | 6,570         | —   | 6,720         | ps   |
| 3.3-V LVCMOS  | 8 mA  | _   | 7,064         |        | 6,745         |     | 6,426         |     | 5,966         |     | 5,992         | —   | 6,118         | ps   |
|               | 4 mA  | _   | 7,946         | _      | 7,627         |     | 7,308         |     | 6,541         |     | 6,570         | —   | 6,720         | ps   |
| 2.5-V LVTTL / | 14 mA | _   | 10,434        | _      | 10,115        |     | 9,796         |     | 9,141         |     | 9,154         | —   | 9,297         | ps   |
| LVCMOS        | 7 mA  | _   | 11,548        | —      | 11,229        |     | 10,910        |     | 9,861         |     | 9,874         | —   | 10,037        | ps   |
| 1.8-V LVTTL / | 6 mA  | _   | 22,927        | —      | 22,608        |     | 22,289        | _   | 21,811        |     | 21,854        | —   | 21,857        | ps   |
| LVCMOS        | 3 mA  | _   | 24,731        | _      | 24,412        |     | 24,093        | _   | 23,081        |     | 23,034        | —   | 23,107        | ps   |
| 1.5-V LVCMOS  | 4 mA  | _   | 38,723        | —      | 38,404        |     | 38,085        |     | 39,121        |     | 39,124        | —   | 39,124        | ps   |
|               | 2 mA  | _   | 41,330        | _      | 41,011        |     | 40,692        |     | 40,631        |     | 40,634        | —   | 40,634        | ps   |
| 3.3-V PCI     | 20 mA |     | 261           |        | 339           |     | 418           |     | 6,644         |     | 6,627         |     | 6,914         | ps   |

|              |     | MAX II / MAX IIG  |                   |                   | MAX IIZ           |                   |                   |
|--------------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| I/O Standard |     | –3 Speed<br>Grade | –4 Speed<br>Grade | –5 Speed<br>Grade | –6 Speed<br>Grade | –7 Speed<br>Grade | –8 Speed<br>Grade |
| 3.3-V LVTTL  | 304 | 304               | 304               | 304               | 304               | 304               | MHz               |
| 3.3-V LVCMOS | 304 | 304               | 304               | 304               | 304               | 304               | MHz               |
| 2.5-V LVTTL  | 220 | 220               | 220               | 220               | 220               | 220               | MHz               |
| 2.5-V LVCMOS | 220 | 220               | 220               | 220               | 220               | 220               | MHz               |
| 1.8-V LVTTL  | 200 | 200               | 200               | 200               | 200               | 200               | MHz               |
| 1.8-V LVCMOS | 200 | 200               | 200               | 200               | 200               | 200               | MHz               |
| 1.5-V LVCMOS | 150 | 150               | 150               | 150               | 150               | 150               | MHz               |
| 3.3-V PCI    | 304 | 304               | 304               | 304               | 304               | 304               | MHz               |

# **JTAG Timing Specifications**

Figure 5–6 shows the timing waveforms for the JTAG signals.

Figure 5–6. MAX II JTAG Timing Waveforms




Table 5–34 shows the JTAG Timing parameters and values for MAX II devices.

| Table 5-34. | MAX II J | JTAG Timing | Parameters | (Part 1 of 2) |
|-------------|----------|-------------|------------|---------------|
|-------------|----------|-------------|------------|---------------|

| Symbol               | Parameter   | Min  | Max | Unit |
|----------------------|---|------|-----|------|
| t <sub>JCP</sub> (1) | TCK clock period for $V_{\text{CCIO1}} = 3.3 \text{ V}$ | 55.5 | —   | ns   |
|                      | TCK clock period for $V_{ccio1} = 2.5 V$                | 62.5 |     | ns   |
|                      | TCK clock period for $V_{CCIO1} = 1.8 V$                | 100  | —   | ns   |
|                      | TCK clock period for $V_{\text{CCIO1}} = 1.5 \text{ V}$ | 143  | _   | ns   |
| t <sub>JCH</sub>     | TCK clock high time                                     | 20   |     | ns   |
| t <sub>JCL</sub>     | TCK clock low time                                      | 20   | _   | ns   |

# 6. Reference and Ordering Information

# Software

MAX® II devices are supported by the Altera® Quartus® II design software with new, optional MAX+PLUS® II look and feel, which provides HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, and device programming. Refer to the Design Software Selector Guide for more details about the Quartus II software features.

The Quartus II software supports the Windows XP/2000/NT, Sun Solaris, Linux Red Hat v8.0, and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink interface.

# **Device Pin-Outs**

Printed device pin-outs for MAX II devices are available on the Altera website (www.altera.com).

# **Ordering Information**

Figure 6–1 describes the ordering codes for MAX II devices. For more information about a specific package, refer to the *Package Information* chapter in the *MAX II Device Handbook*.




Figure 6-1. MAX II Device Packaging Ordering Information