Intel - EPM570T144C4N Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.4 ns
Voltage Supply - Internal	2.5V, 3.3V
Number of Logic Elements/Blocks	570
Number of Macrocells	440
Number of Gates	-
Number of I/O	116
Operating Temperature	0°C ~ 85°C (TJ)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm570t144c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals: one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry-select for the carry-out0 output and carry-in1 acts as the carry-select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.

Figure 2–8. LE in Dynamic Arithmetic Mode



Note to Figure 2-8:

(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.

Carry-Select Chain

The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within an LAB.

The UFM block communicates with the logic array similar to LAB-to-LAB interfaces. The UFM block connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. This block also has DirectLink interconnects for fast connections to and from a neighboring LAB. For more information about the UFM interface to the logic array, see "User Flash Memory Block" on page 2–18.

Table 2–2 shows the MAX II device routing scheme.

Table 2–2. MAX II Device Routing Scheme

		Destination													
Source	LUT Chain	Register Chain	Local (1)	DirectLink <i>(1)</i>	R4 <i>(1)</i>	C4 (1)	LE	UFM Block	Column IOE	Row IOE	Fast I/0 <i>(1)</i>				
LUT Chain	-		-	—			~			—					
Register Chain	_	—	_	—			~	—		_	_				
Local Interconnect	-		-	_		—	\checkmark	~	~	~	_				
DirectLink Interconnect	_		\checkmark	_				_		_	_				
R4 Interconnect	_	—	\checkmark	—	~	~		—	_	—	—				
C4 Interconnect	-	—	\checkmark	—	\checkmark	~		—	_	—	—				
LE	\checkmark	\checkmark	\checkmark	\checkmark	~	~		—	~	\checkmark	\checkmark				
UFM Block	_	—	\checkmark	\checkmark	\checkmark	~		—	—	—	—				
Column IOE	_	—	_	—	—	\checkmark	—	—	—	—	—				
Row IOE	-	—	-	\checkmark	\checkmark	\checkmark	—	—	_	—	—				

Note to Table 2-2:

(1) These categories are interconnects.

Global Signals

Each MAX II device has four dual-purpose dedicated clock pins (GCLK[3..0], two pins on the left side and two pins on the right side) that drive the global clock network for clocking, as shown in Figure 2–13. These four pins can also be used as general-purpose I/O if they are not used to drive the global clock network.

The four global clock lines in the global clock network drive throughout the entire device. The global clock network can provide clocks for all resources within the device including LEs, LAB local interconnect, IOEs, and the UFM block. The global clock lines can also be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, or protocol control signals such as TRDY and IRDY for PCI. Internal logic can drive the global clock network for internally-generated global clocks and control signals. Figure 2–13 shows the various sources that drive the global clock network.

- Auto-increment addressing
- Serial interface to logic array with programmable interface





UFM Storage

Each device stores up to 8,192 bits of data in the UFM block. Table 2–3 shows the data size, sector, and address sizes for the UFM block.

 Table 2–3.
 UFM Array Size

Device	Total Bits	Sectors	Address Bits	Data Width
EPM240	8,192	2	9	16
EPM570		(4,096 bits/sector)		
EPM1270				
EPM2210				

There are 512 locations with 9-bit addressing ranging from 000h to 1FFh. Sector 0 address space is 000h to 0FFh and Sector 1 address space is from 100h to 1FFh. The data width is up to 16 bits of data. The Quartus II software automatically creates logic to accommodate smaller read or program data widths. Erasure of the UFM involves individual sector erasing (that is, one erase of sector 0 and one erase of sector 1 is required to erase the entire UFM block). Since sector erase is required before a program or write, having two sectors enables a sector size of data to be left untouched while the other sector is erased and programmed with new data.

Internal Oscillator

As shown in Figure 2–15, the dedicated circuitry within the UFM block contains an oscillator. The dedicated circuitry uses this internally for its read and program operations. This oscillator's divide by 4 output can drive out of the UFM block as a logic interface clock source or for general-purpose logic clocking. The typical OSC output signal frequency ranges from 3.3 to 5.5 MHz, and its exact frequency of operation is not programmable.

Program, Erase, and Busy Signals

The UFM block's dedicated circuitry automatically generates the necessary internal program and erase algorithm once the PROGRAM or ERASE input signals have been asserted. The PROGRAM or ERASE signal must be asserted until the busy signal deasserts, indicating the UFM internal program or erase operation has completed. The UFM block also supports JTAG as the interface for programming and/or reading.



• For more information about programming and erasing the UFM block, refer to the *Using User Flash Memory in MAX II Devices* chapter in the *MAX II Device Handbook*.

Auto-Increment Addressing

The UFM block supports standard read or stream read operations. The stream read is supported with an auto-increment address feature. Deasserting the ARSHIFT signal while clocking the ARCLK signal increments the address register value to read consecutive locations from the UFM array.

Serial Interface

The UFM block supports a serial interface with serial address and data signals. The internal shift registers within the UFM block for address and data are 9 bits and 16 bits wide, respectively. The Quartus II software automatically generates interface logic in LEs for a parallel address and data interface to the UFM block. Other standard protocol interfaces such as SPI are also automatically generated in LE logic by the Quartus II software.

• For more information about the UFM interface signals and the Quartus II LE-based alternate interfaces, refer to the *Using User Flash Memory in MAX II Devices* chapter in the *MAX II Device Handbook*.

UFM Block to Logic Array Interface

The UFM block is a small partition of the flash memory that contains the CFM block, as shown in Figure 2–1 and Figure 2–2. The UFM block for the EPM240 device is located on the left side of the device adjacent to the left most LAB column. The UFM block for the EPM570, EPM1270, and EPM2210 devices is located at the bottom left of the device. The UFM input and output signals interface to all types of interconnects (R4 interconnect, C4 interconnect, and DirectLink interconnect to/from adjacent LAB rows). The UFM signals can also be driven from global clocks, GCLK[3..0]. The interface region for the EPM240 device is shown in Figure 2–16. The interface regions for EPM570, EPM1270, and EPM2210 devices are shown in Figure 2–17.





MultiVolt Core

The MAX II architecture supports the MultiVolt core feature, which allows MAX II devices to support multiple V_{CC} levels on the V_{CCINT} supply. An internal linear voltage regulator provides the necessary 1.8-V internal voltage supply to the device. The voltage regulator supports 3.3-V or 2.5-V supplies on its inputs to supply the 1.8-V internal voltage to the device, as shown in Figure 2–18. The voltage regulator is not guaranteed for voltages that are between the maximum recommended 2.5-V operating voltage and the minimum recommended 3.3-V operating voltage.

The MAX IIG and MAX IIZ devices use external 1.8-V supply. The 1.8-V V_{cc} external supply powers the device core directly.





I/O Structure

IOEs support many features, including:

- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 66-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection
- Programmable input delay

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

Fast I/O Connection

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and t_{PD} propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figure 2–20, Figure 2–21, and Figure 2–22 illustrate the fast I/O connection.





I/O Bank 4

Notes to Figure 2-23:

(1) Figure 2–23 is a top view of the silicon die.

(2) Figure 2–23 is a graphical representation only. Refer to the pin list and the Quartus II software for exact pin locations.

Each I/O bank has dedicated V_{CCIO} pins that determine the voltage standard support in that bank. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard. Each I/O bank can support multiple standards with the same V_{CCIO} for input and output pins. For example, when V_{CCIO} is 3.3 V, Bank 3 can support LVTTL, LVCMOS, and 3.3-V PCI. V_{CCIO} powers both the input and output buffers in MAX II devices.

The JTAG pins for MAX II devices are dedicated pins that cannot be used as regular I/O pins. The pins TMS, TDI, TDO, and TCK support all the I/O standards shown in Table 2–4 on page 2–27 except for PCI. These pins reside in Bank 1 for all MAX II devices and their I/O standard support is controlled by the V_{CCIO} setting for Bank 1.

PCI Compliance

The MAX II EPM1270 and EPM2210 devices are compliant with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision* 2.2. These devices are also large enough to support PCI intellectual property (IP) cores. Table 2–5 shows the MAX II device speed grades that meet the PCI timing specifications.

Device	33-MHz PCI	66-MHz PCI
EPM1270	All Speed Grades	–3 Speed Grade
EPM2210	All Speed Grades	–3 Speed Grade

Table 2–5.	MAX II Devices	and Speed Grad	es that Support	3.3-V PCI Elect	rical Specifications and
Meet PCI Ti	ming				

Schmitt Trigger

The input buffer for each MAX II device I/O pin has an optional Schmitt trigger setting for the 3.3-V and 2.5-V standards. The Schmitt trigger allows input buffers to respond to slow input edge rates with a fast output edge rate. Most importantly, Schmitt triggers provide hysteresis on the input buffer, preventing slow-rising noisy input signals from ringing or oscillating on the input signal driven into the logic array. This provides system noise tolerance on MAX II inputs, but adds a small, nominal input delay.

The JTAG input pins (TMS, TCK, and TDI) have Schmitt trigger buffers that are always enabled.

P

The TCK input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all I/O standards.

Output Enable Signals

Each MAX II IOE output buffer supports output enable signals for tri-state control. The output enable signal can originate from the GCLK[3..0] global signals or from the MultiTrack interconnect. The MultiTrack interconnect routes output enable signals and allows for a unique output enable for each output or bidirectional pin.

MAX II devices also provide a chip-wide output enable pin (DEV_OE) to control the output enable for every output pin in the design. An option set before compilation in the Quartus II software controls this pin. This chip-wide output enable uses its own routing resources and does not use any of the four global resources. If this option is turned on, all outputs on the chip operate normally when DEV_OE is asserted. When the pin is deasserted, all outputs are tri-stated. If this option is turned off, the DEV_OE pin is disabled when the device operates in user mode and is available as a user I/O pin.

Programmable Drive Strength

The output buffer for each MAX II device I/O pin has two levels of programmable drive strength control for each of the LVTTL and LVCMOS I/O standards. Programmable drive strength provides system noise reduction control for high performance I/O designs. Although a separate slew-rate control feature exists, using the lower drive strength setting provides signal slew-rate control to reduce system noise and signal overshoot without the large delay adder associated with the slew-rate control feature. Table 2–6 shows the possible settings for the I/O standards with drive strength control. The Quartus II software uses the maximum current strength as the default setting. The PCI I/O standard is always set at 20 mA with no alternate setting.

Document Revision History

Table 2–8 shows the revision history for this chapter.

 Table 2–8.
 Document Revision History

Date and Revision	Changes Made	Summary of Changes
October 2008,	■ Updated Table 2–4 and Table 2–6.	—
version 2.2	 Updated "I/O Standards and Banks" section. 	
	 Updated New Document Format. 	
March 2008, version 2.1	 Updated "Schmitt Trigger" section. 	_
December 2007,	 Updated "Clear and Preset Logic Control" section. 	Updated document with
version 2.0	 Updated "MultiVolt Core" section. 	MAX IIZ information.
	 Updated "MultiVolt I/O Interface" section. 	
	■ Updated Table 2–7.	
	 Added "Referenced Documents" section. 	
December 2006, version 1.7	 Minor update in "Internal Oscillator" section. Added document revision history. 	—
August 2006, version 1.6	 Updated functional description and I/O structure sections. 	—
July 2006, vervion 1.5	 Minor content and table updates. 	_
February 2006,	 Updated "LAB Control Signals" section. 	_
version 1.4	 Updated "Clear and Preset Logic Control" section. 	
	 Updated "Internal Oscillator" section. 	
	■ Updated Table 2–5.	
August 2005, version 1.3	Removed Note 2 from Table 2-7.	_
December 2004, version 1.2	 Added a paragraph to page 2-15. 	-
June 2004, version 1.1	 Added CFM acronym. Corrected Figure 2-19. 	_

3. JTAG and In-System Programmability

Introduction

This chapter discusses how to use the IEEE Standard 1149.1 Boundary-Scan Test (BST) circuitry in MAX II devices and includes the following sections:

- "IEEE Std. 1149.1 (JTAG) Boundary-Scan Support" on page 3–1
- "In System Programmability" on page 3–4

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All MAX[®] II devices provide Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1-2001 specification. JTAG boundary-scan testing can only be performed at any time after V_{CCINT} and all V_{CCIO} banks have been fully powered and a t_{CONFIG} amount of time has passed. MAX II devices can also use the JTAG port for in-system programming together with either the Quartus[®] II software or hardware using Programming Object Files (**.pof**), JamTM Standard Test and Programming Language (STAPL) Files (**.jam**), or Jam Byte-Code Files (**.jbc**).

The JTAG pins support 1.5-V, 1.8-V, 2.5-V, or 3.3-V I/O standards. The supported voltage level and standard are determined by the V_{cCIO} of the bank where it resides. The dedicated JTAG pins reside in Bank 1 of all MAX II devices.

MAX II devices support the JTAG instructions shown in Table 3–1.

JTAG Instruction	Instruction Code	Description
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.
extest (1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	11 1111 1111	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. This register defaults to all 1's if not specified in the Quartus II software.
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
HIGHZ (1)	00 0000 1011	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.

Table 3–1. MAX II JTAG Instructions (Part 1 of 2)

Figure 3–1. MAX II Parallel Flash Loader



Notes to Figure 3-1:

(1) This block is implemented in LEs.

(2) This function is supported in the Quartus II software.

In System Programmability

MAX II devices can be programmed in-system via the industry standard 4-pin IEEE Std. 1149.1 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The logic, circuitry, and interconnects in the MAX II architecture are configured with flash-based SRAM configuration elements. These SRAM elements require configuration data to be loaded each time the device is powered. The process of loading the SRAM data is called configuration. The on-chip configuration flash memory (CFM) block stores the SRAM element's configuration data. The CFM block stores the design's configuration pattern in a reprogrammable flash array. During ISP, the MAX II JTAG and ISP circuitry programs the design pattern into the CFM block's non-volatile flash array.

The MAX II JTAG and ISP controller internally generate the high programming voltages required to program the CFM cells, allowing in-system programming with any of the recommended operating external voltage supplies (that is, 3.3 V/2.5 V or 1.8 V for the MAX IIG and MAX IIZ devices). ISP can be performed anytime after V_{CCINT} and all V_{CCIO} banks have been fully powered and the device has completed the configuration power-up time. By default, during in-system programming, the I/O pins are tri-stated and weakly pulled-up to V_{CCIO} to eliminate board conflicts. The insystem programming clamp and real-time ISP feature allow user control of I/O state or behavior during ISP.

For more information, refer to "In-System Programming Clamp" on page 3–6 and "Real-Time ISP" on page 3–7.

These devices also offer an ISP_DONE bit that provides safe operation when insystem programming is interrupted. This ISP_DONE bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. Table 3–4 shows the programming times for MAX II devices using in-circuit testers to execute the algorithm vectors in hardware. Software-based programming tools used with download cables are slightly slower because of data processing and transfer limitations.

Description	EPM240 EPM240G EPM240Z	EPM570 EPM570G EPM570Z	EPM1270 EPM1270G	EPM2210 EPM2210G	Unit
Erase + Program (1 MHz)	1.72	2.16	2.90	3.92	sec
Erase + Program (10 MHz)	1.65	1.99	2.58	3.40	sec
Verify (1 MHz)	0.09	0.17	0.30	0.49	sec
Verify (10 MHz)	0.01	0.02	0.03	0.05	sec
Complete Program Cycle (1 MHz)	1.81	2.33	3.20	4.41	sec
Complete Program Cycle (10 MHz)	1.66	2.01	2.61	3.45	sec

Table 3-4. MAX II Device Family Programming Times

UFM Programming

The Quartus II software, with the use of POF, Jam, or JBC files, supports programming of the user flash memory (UFM) block independent of the logic array design pattern stored in the CFM block. This allows updating or reading UFM contents through ISP without altering the current logic array design, or vice versa. By default, these programming files and methods will program the entire flash memory contents, which includes the CFM block and UFM contents. The stand-alone embedded Jam STAPL player and Jam Byte-Code Player provides action commands for programming or reading the entire flash memory (UFM and CFM together) or each independently.

For more information, refer to the *Using Jam STAPL for ISP via an Embedded Processor* chapter in the *MAX II Device Handbook*.

In-System Programming Clamp

By default, the IEEE 1532 instruction used for entering ISP automatically tri-states all I/O pins with weak pull-up resistors for the duration of the ISP sequence. However, some systems may require certain pins on MAX II devices to maintain a specific DC logic level during an in-field update. For these systems, an optional in-system programming clamp instruction exists in MAX II circuitry to control I/O behavior during the ISP sequence. The in-system programming clamp instruction enables the device to sample and sustain the value on an output pin (an input pin would remain tri-stated if sampled) or to explicitly set a logic high, logic low, or tri-state value on any pin. Setting these options is controlled on an individual pin basis using the Quartus II software.

For more information, refer to the *Real-Time ISP and ISP Clamp for MAX II Devices* chapter in the *MAX II Device Handbook*.

When the I/O pin receives a negative ESD zap at the pin that is less than -0.7 V (0.7 V is the voltage drop across a diode), the intrinsic

P-Substrate/N+ drain diode is forward biased. Therefore, the discharge ESD current path is from GND to the I/O pin, as shown in Figure 4–4.





Power-On Reset Circuitry

MAX II devices have POR circuits to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up. The POR circuit monitors these voltages, triggering download from the non-volatile configuration flash memory (CFM) block to the SRAM logic, maintaining tri-state of the I/O pins (with weak pull-up resistors enabled) before and during this process. When the MAX II device enters user mode, the POR circuit releases the I/O pins to user functionality. The POR circuit of the MAX II (except MAX IIZ) device continues to monitor the V_{CCINT} voltage level to detect a brown-out condition. The POR circuit of the MAX IIZ device does not monitor the V_{CCINT} voltage level after the device enters into user mode. More details are provided in the following sub-sections.

Power-Up Characteristics

When power is applied to a MAX II device, the POR circuit monitors V_{CCINT} and begins SRAM download at an approximate voltage of 1.7 V or 1.55 V for MAX IIG and MAX IIZ devices. From this voltage reference, SRAM download and entry into user mode takes 200 to 450 µs maximum, depending on device density. This period of time is specified as t_{CONFIG} in the power-up timing section of the *DC and Switching Characteristics* chapter in the *MAX II Device Handbook*.

Entry into user mode is gated by whether all V_{CCIO} banks are powered with sufficient operating voltage. If $V_{\text{CCIN}}T$ and V_{CCIO} are powered simultaneously, the device enters user mode within the t_{CONFIG} specifications. If V_{CCIO} is powered more than t_{CONFIG} after V_{CCINT} , the device does not enter user mode until 2 μ s after all V_{CCIO} banks are powered.

For MAX II and MAX IIG devices, when in user mode, the POR circuitry continues to monitor the V_{CCINT} (but not V_{CCIO}) voltage level to detect a brown-out condition. If there is a V_{CCINT} voltage sag at or below 1.4 V during user mode, the POR circuit resets the SRAM and tri-states the I/O pins. Once V_{CCINT} rises back to approximately 1.7 V (or 1.55 V for MAX IIG devices), the SRAM download restarts and the device begins to operate after t_{CONFIG} time has passed.

For MAX IIZ devices, the POR circuitry does not monitor the V_{CCINT} and V_{CCIO} voltage levels after the device enters user mode. If there is a V_{CCINT} voltage sag below 1.4 V during user mode, the functionality of the device will not be guaranteed and you must power down the V_{CCINT} to 0 V for a minimum of 10 µs before powering the V_{CCINT} and V_{CCIO} up again. Once V_{CCINT} rises from 0 V back to approximately 1.55 V, the SRAM download restarts and the device begins to operate after t_{CONFIG} time has passed.

Figure 4–5 shows the voltages for POR of MAX II, MAX IIG, and MAX IIZ devices during power-up into user mode and from user mode to power-down or brown-out.

 $\label{eq:linear} \begin{tabular}{ll} \hline \end{tabular} \end{tabular} All \ V_{\text{CCINT}} \ and \ V_{\text{CCINT}} \ pins \ of \ all \ banks \ must \ be \ powered \ on \ MAX \ II \ devices \ before \ entering \ user \ mode. \end{tabular}$

			N	1AX II /	MAX II	G		MAX IIZ						
		–3 S Gr	-3 Speed –4 Speed Grade Grade		–5 S Gr	–5 Speed Grade		–6 Speed Grade		Speed ade	–8 Speed Grade			
Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	16 mA	—	206	_	-20	—	-247	—	1,433	_	1,446	—	1,454	ps
	8 mA	—	891	—	665	—	438	—	1,332	_	1,345	—	1,348	ps
3.3-V LVCMOS	8 mA	_	206	_	-20	—	-247	_	1,433	_	1,446	_	1,454	ps
	4 mA	—	891	—	665	—	438	_	1,332	_	1,345	_	1,348	ps
2.5-V LVTTL /	14 mA	—	222	—	-4	—	-231	—	213	_	208	—	213	ps
LVCMOS	7 mA	_	943	—	717	—	490		166	_	161	_	166	ps
3.3-V PCI	20 mA		161	_	210	—	258		1,332	_	1,345		1,348	ps

Table 5–20. t_{XZ} IOE Microparameter Adders for Slow Slew Rate

The default slew rate setting for MAX II devices in the Quartus II design software is "fast".

	MAX II / MAX IIG								MAX IIZ						
		–3 Speed Grade		–4 S Gra	–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{aclk}	Address register clock period	100	—	100	-	100	-	100	—	100	—	100	—	ns	
t _{asu}	Address register shift signal setup to address register clock	20	_	20	_	20	_	20	_	20	_	20		ns	
t _{AH}	Address register shift signal hold to address register clock	20	-	20	_	20	-	20	_	20	_	20		ns	
t _{ADS}	Address register data in setup to address register clock	20	-	20	_	20	-	20	_	20	_	20		ns	
t _{adh}	Address register data in hold from address register clock	20	-	20	_	20	_	20	_	20	_	20		ns	
t _{dclk}	Data register clock period	100	—	100	-	100	-	100	_	100	—	100	_	ns	
t _{DSS}	Data register shift signal setup to data register clock	60	-	60	_	60	-	60	_	60	_	60		ns	
t _{dsh}	Data register shift signal hold from data register clock	20	-	20	_	20	-	20	—	20	—	20	_	ns	

		MAX II / MAX IIG						MAX IIZ						
			–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{oe}	Delay from data register clock to data register output	180	_	180	_	180	-	180	_	180	-	180	_	ns
t _{RA}	Maximum read access time	—	65	_	65	_	65	_	65	_	65	_	65	ns
t _{oscs}	Maximum delay between the OSC_ENA rising edge to the erase/program signal rising edge	250		250	_	250		250		250		250		ns
t _{osch}	Minimum delay allowed from the erase/program signal going low to OSC_ENA signal going low	250		250		250		250		250		250		ns

Table 5-21. UFM Block Internal Timing Microparameters (Part 3 of 3)

Figure 5–3 through Figure 5–5 show the read, program, and erase waveforms for UFM block timing parameters shown in Table 5–21.

Figure 5–3. UFM Read Waveforms



				MAX II / MAX IIG					MAX IIZ							
			-3 9 G	–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		Speed ade	–8 Speed Grade		·	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
f _{cnt}	Maximum global clock frequency for 16-bit counter	_		304.0 <i>(1)</i>		247.5		201.1		184.1		123.5		118.3	MHz	

Table 5–23. EPM240 Global Clock External I/O Timing Parameters (Part 2 of 2)

Note to Table 5-23:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 5–24 shows the external I/O timing parameters for EPM570 devices.

				MAX II / MAX IIG					MAX IIZ							
			-3 Speed Grade		-4 S Gi	–4 Speed Grade		Speed ade	–6 S Gr	peed ade	–7 Speed Grade		–8 Speed Grade			
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{PD1}	Worst case pin- to-pin delay through 1 look- up table (LUT)	10 pF		5.4	-	7.0	_	8.7	-	9.5		15.1	-	17.7	ns	
t _{PD2}	Best case pin- to-pin delay through 1 LUT	10 pF	_	3.7	-	4.8	_	5.9	-	5.7	_	7.7	-	8.5	ns	
t _{su}	Global clock setup time	_	1.2	-	1.5	—	1.9	-	2.2	_	3.9	-	4.4	-	ns	
t _H	Global clock hold time	_	0	-	0	—	0	-	0	—	0	-	0	-	ns	
t _{co}	Global clock to output delay	10 pF	2.0	4.5	2.0	5.8	2.0	7.1	2.0	6.7	2.0	8.2	2.0	8.7	ns	
t _{сн}	Global clock high time	_	166	—	216	—	266	—	253	_	335	-	339	—	ps	
t _{cl}	Global clock low time	_	166	—	216	—	266	-	253	—	335	—	339	—	ps	
t _{cnt}	Minimum global clock period for 16-bit counter	_	3.3		4.0		5.0		5.4		8.1		8.4	_	ns	

 Table 5–24.
 EPM570 Global Clock External I/O Timing Parameters
 (Part 1 of 2)

			MAX II / MAX IIG							MA	X IIZ				
			-3 S Gi	Speed rade	-4 S Gi	Speed ade	–5 S Gi	Speed ade	–6 S Gr	Speed ade	-7 9 Gi	Speed rade	-8 : Gi	Speed rade	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
f _{cnt}	Maximum global clock frequency for 16-bit counter	—		304.0 <i>(1)</i>		247.5		201.1		184.1		123.5		118.3	MHz

Table 5–24. EPM570 Global Clock External I/O Timing Parameters (Part 2 of 2)

Note to Table 5-24:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 5–25 shows the external I/O timing parameters for EPM1270 devices.

Table 5-25. EPM1270 Global Clock External I/O Timing Parameters

			MAX II / MAX IIG							
			–3 Sp	–3 Speed Grade –4 Speed Gra		ed Grade	; –5 Speed Grade			
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Unit	
t _{PD1}	Worst case pin-to-pin delay through 1 look-up table (LUT)	10 pF		6.2		8.1	_	10.0	ns	
t _{PD2}	Best case pin-to-pin delay through 1 LUT	10 pF	_	3.7	_	4.8	—	5.9	ns	
t _{su}	Global clock setup time	—	1.2	—	1.5		1.9	—	ns	
t _H	Global clock hold time	—	0	—	0		0	—	ns	
t _{co}	Global clock to output delay	10 pF	2.0	4.6	2.0	5.9	2.0	7.3	ns	
t _{ch}	Global clock high time	—	166	—	216		266	—	ps	
t _{cL}	Global clock low time	—	166	—	216	—	266	—	ps	
t _{cnt}	Minimum global clock period for 16-bit counter	_	3.3	_	4.0		5.0	_	ns	
f _{cnt}	Maximum global clock frequency for 16-bit counter	_		304.0 (1)	_	247.5	_	201.1	MHz	

Note to Table 5-25:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

			Ν	i Xan	/ MAX I	IG		MAX IIZ							
	–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade				
I/O St	andard	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
3.3-V LVCMOS	Without Schmitt Trigger	—	0	—	0	—	0	—	0	—	0	_	0	ps	
	With Schmitt Trigger	_	334	—	434	-	535	-	387	_	434	—	442	ps	
2.5-V LVTTL / LVCMOS	Without Schmitt Trigger	—	23	—	30	-	37	-	42	—	43	-	43	ps	
	With Schmitt Trigger	_	339	_	441	-	543	-	429	_	476	_	483	ps	
1.8-V LVTTL / LVCMOS	Without Schmitt Trigger	_	291	—	378	-	466	—	378	_	373	_	373	ps	
1.5-V LVCMOS	Without Schmitt Trigger	-	681	-	885	-	1,090	-	681	-	622	_	658	ps	
3.3-V PCI	Without Schmitt Trigger	-	0	-	0	-	0	-	0	-	0	-	0	ps	

Table 5–27. External Timing Input Delay Adders (Part 2 of 2)

Table 5-28. Ex	xternal Timing	Input Delay tours	Adders for	GCLK Pins
----------------	----------------	-------------------	------------	-----------

		I	NAX II	/ MAX II	G		MAX IIZ							
	–3 Speed Grade		–4 Speed Grade		–5 Speed Grade		–6 Speed Grade		–7 Speed Grade		–8 Speed Grade			
I/0 St	andard	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	Without Schmitt Trigger	—	0	—	0		0	—	0	—	0	—	0	ps
	With Schmitt Trigger	_	308	_	400	_	493	-	387	_	434	_	442	ps
3.3-V LVCMOS	Without Schmitt Trigger	_	0	_	0	_	0	-	0	_	0	_	0	ps
	With Schmitt Trigger	_	308	_	400	_	493	-	387	_	434	_	442	ps
2.5-V LVTTL / LVCMOS	Without Schmitt Trigger	_	21	_	27	_	33	-	42	_	43	_	43	ps
	With Schmitt Trigger	_	423	_	550		677	-	429	_	476	_	483	ps
1.8-V LVTTL / LVCMOS	Without Schmitt Trigger	-	353	—	459		565	-	378	_	373	_	373	ps
1.5-V LVCMOS	Without Schmitt Trigger	-	855	-	1,111		1,368	-	681	—	622	—	658	ps
3.3-V PCI	Without Schmitt Trigger	-	6	—	7		9	-	0	—	0	—	0	ps

Referenced Documents

This chapter references the following document:

■ *Package Information* chapter in the MAX II Device Handbook

Document Revision History

Table 6–1 shows the revision history for this chapter.

Date and Revision	Changes Made	Summary of Changes
August 2009, version 1.6	■ Updated Figure 6–1.	Added information for speed grade –8
October 2008, version 1.5	 Updated New Document Format. 	_
December 2007,	 Added "Referenced Documents" section. 	Updated document with
version 1.4	■ Updated Figure 6–1.	MAX IIZ information.
December 2006, version 1.3	 Added document revision history. 	_
October 2006, version 1.2	■ Updated Figure 6-1.	_
June 2005, version 1.1	 Removed Dual Marking section. 	

 Table 6–1.
 Document Revision History