

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I²C, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 4.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w79l633a25pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. Pin Description

SYMBOL	TYPE	DESCRIPTIONS		
ĒĀ	I	EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the external ROM. The ROM address and data are not presented on the bus if the \overline{EA} pin is high.		
PSEN	он	PROGRAM STORE ENABLE: PSEN enables the external ROM data in the Port 0 address/data bus. When internal ROM access is performed, no PSEN strobe signal outputs originate from this pin.		
ALE	ОН	ADDRESS LATCH ENABLE: ALE enables the address latch that separates the address from the data on Port 0.		
RST	I L	RESET: Set this pin high for two machine cycles while the oscillator is running to reset the device.		
XTAL1	Ι	CRYSTAL 1: Crystal oscillator input or external clock input.		
XTAL2	0	CRYSTAL 2: Crystal oscillator output.		
V _{SS}	Ι	GROUND: ground potential.		
V _{DD}	Ι	POWER SUPPLY: Supply voltage for operation.		
P0.0-P0.7	I/O D S H	PORT 0: 8-bit, bi-directional I/O port with internal pull-up resisters. This port also provides a multiplexed, low-order address / data bus during accesses to external memory.		
P1.0-P1.7	I/O S H	 PORT 1: 8-bit, bi-directional I/O port with internal pull-up resistors. This port also provides alternate functions as below. P1.0 ~ P1.5 provide PWM0 ~ PWM5. P1.4 ~ P1.7 provide ADC0 ~ ADC3. P1.0 alternately provides Timer2 external count input.(T2) P1.1 alternately provides Timer2 Reload/Capture/Direction control.(T2Ex) 		
P2.0-P2.7	I/O S H	PORT 2: 8-bit, bi-directional I/O port with internal pull-ups. This port also provides the upper address bits when accessing external memory. P2.4 to P2.7 can be software configured as I2C serial ports		
P3.0-P3.7	I/O S H	PORT 3: 8-bit, bi-directional I/O port with internal pull-up resistors. All bits have alternate functions, which are described below: RXD (P3.0): Serial Port 0 input TXD (P3.1): Serial Port 0 output INT0 (P3.2): External Interrupt 0 INT1 (P3.3): External Interrupt 1 T0 (P3.4):Timer 0 External Input T1 (P3.5):Timer 1 External Input WR (P3.6): External Data Memory Write Strobe RD (P3.7): External Data Memory Read Strobe		
P4.0-P4.3	I/O S H	PORT 4: 4-bit bi-directional I/O port. The P4.3 also provides the alternate function REBOOT which is H/W reboot from LD flash.		

* Note : TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain S: Schmitt Trigger

4.1 Port 4

SFR P4 at address A5H, is a 4-bit multipurpose programmable I/O port which functions are I/O, insert wait function and chip-select function. The Port 4 has four different operation modes:

In mode 0, P4.0 ~ P4.3 is a 4-bit bi-directional I/O port which is the same as port 1. The default Port 4 is a general I/O function.

In mode1, P4.0 ~ P4.3 are read data strobe signals which are synchronized with \overline{RD} signal at specified addresses. These read data strobe signals can be used as chip-select signals for external peripherals.

In mode2, P4.0 ~ P4.3 are write data strobe signals which are synchronized with \overline{WR} signal at specified addresses. These write data strobe signals can be used as chip-select signals for external peripherals.

In mode3, P4.0 ~ P4.3 are read/write data strobe signals which are synchronized with \overline{RD} or \overline{WR} signal at specified addresses. These read/write data strobe signals can be used as chip-select signals for external peripherals.

In mode1~mode3, Port 4 is configured with the feature of chip-select signals, the address range for chip-select signals depends on the contents of registers P4xAH and P4xAL, which contain the high-order byte and low-order byte, respectively, of the 16-bit address comparator for P4.x. The registers P4CONA and P4CONB contain the control bits to configure the Port 4 operation mode. This is illustrated in the following schematic.



Figure 4-1

For example, the following program sets up P4.0 as a write-strobe signal for I/O port addresses 1234H – 1237H with positive polarity, while P4.1 – P4.3 are used as general I/O ports.

MOV P40AH, #12H MOV P40AL, #34H ; Base I/O address 1234H for P4.0 MOV P4CONA, #00001010B ; P4.0 is a write-strobe signal; address lines A0 and A1 are masked. MOV P4CONB, #00H ; P4.1 – P4.3 are general I/O ports

nuvoton

5.2 **Data Memory**

The W79E(L)633 can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. Unlike the 8051 derivatives, the W79E(L)633 contains on-chip 1K-bytes of Data Memory, which only can be accessed by MOVX instructions. The 1-Kbytes of SRAM located between address 0000h and 03FFh is enabled by setting DMEO bit of PMR register. If MOVX instruction accesses the addresses greater than 03FFh CPU will automatically access external memory through Port 0 and 2. In default condition the 1K-bytes SRAM is disabled and any MOVX directed to the space between 0000h and FFFFh goes to the expanded bus on the Port 0 and 2. The W79E(L)633 also has the standard 256 bytes of on-chip Scratchpad RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing. Since the Scratchpad RAM is only 256 bytes, it can be used only when data contents are small.



Figure 5-1 Memory Map



Special Function Registers, continued

SYMBOL	DEFINITION	ADDRESS		MSB	BIT		ESS, SYI	IBOL	LSB	1	RESET
PWM4	PWM4 Output	CFH		12	2	1					0000 0000B
PWMCON2	PWM Control Register 2	CEH	-	-	VS	0	PWM5O E	PWM4O E	ENPWM 5	ENPWM 4	0000 0000B
TH2	T2 reg. High	СDH			~	22	28	P			0000 0000B
TL2	T2 reg. Low	ссн				×Q.	0×	S.			0000 0000B
RCAP2H	T2 Capture Low	СВН					a	12			0000 0000B
RCAP2L	T2 Capture High	САН					-4	20	2		0000 0000B
T2MOD	Timer 2 Mode	С9Н	-	-	-	-	T2CR	Sil	. (DCEN	xxxx 0xx0B
T2CON	Timer 2 Control	С8Н	(CF) TF2	(CE) EXF2	(CD) RCLK	(CC) TCLK	(CB) EXEN2	(CA) TR2	(C9) C/T2	(C8) CP/RL2	0000 0000B
ТА	Time Access Register	С7Н							S	20	0000 0000B
ADCPS	ADC Input Pin Switch	C6H					ADCPS. 3	ADCPS. 2	ADCPS. 1	ADCPS. 0	0000 0000B
STATUS	Status Register	C5H	-	HIP	LIP	-	-	-	-	- <	x00x xxxxB
PMR	Power Management Register	C4H	-	-	-	-	-	ALEOFF	-	DME0	xxxx x0x0B
PWM5	PWM5 Output	СЗН									0000 0000B
ADCH	ADC converter Result High Byte	C2H	ADC.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	ADC.2	xxxx xxxxxB
ADCL	ADC converter Result Low Byte	C1H	ADCLK1	ADCLK0	-	-	-	-	ADC.1	ADC.0	00xx xxxxxB
ADCCON	ADC Control Register	C0H	ADCEN	-	ADCEX	ADCI	ADCS	AADR2	AADR1	AADR0	0x00000
SADEN	Slave Address Mask	B9H									0000 0000B
IP	Interrupt Priority	B8H	(BF) -	(BE) PADC	(BD) PT2	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x000 0000B
P3	Port 3	B0H	(B7) RD	(B6) WR	(B5) T1	(B4) T0	(B3) INT1	(B2) INT0	(B1) TXD	(B0) RXD	1111 1111B
SFRCN	F/W Flash Control	AFH	BANK	WFWIN	NOE	NCE	CTRL3	CTRL2	CTRL1	CTRL0	0011 1111B
SFRFD	F/W Flash Data	AEH									xxxx xxxxxB
SFRAH	F/W Flash High Address	ADH									0000 0000B
SFRAL	F/W Flash Low Address	ACH									0000 0000B
ROMCON	ROM Control	ABH	-	-	-	-	EN128K	DCP12	DCP11	DCP10	0000011
SADDR	Slave Address	А9Н									0000 0000B
IE S	Interrupt Enable	A8H	(AF) EA	(AE) EADC	(AD) ET2	(AC) ES	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	0000 0000B
P4	Port 4	A5H	-	-	-	-					xxxx 1111B
P4CSIN	P4 CS SIGN	A2H	P43CSI NV	P42CSI NV	P41CSI NV	P40CSI NV	-	PWDNH	RMWFP	-	0000 0000B
ХВАМАН	RAM High byte Address	A1H	-	-	-	-	-	-	0	0	0000 0000B

Bit:	7	6	5	4	3	2	1	0
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

Mnemonic: P1

Address: 90h

P1.7-0: General-purpose digital input port or analog input port AD0~AD7. For digital input, portread instructions read the port pins, while read-modify-write instructions read the port latch. Additional functions are described below.

al input her/Coun xternal r	for Timer/C iter 2 Capti rising edge	Counter 2 ure/Reload	d Trigger art ADC	PWM0: I PWM1: I PWM2: I	PWM outpu PWM outpu PWM outpu	ut ch0 ut ch1 ut ch2	2	
er/Coun xternal r	nter 2 Captr rising edge	ure/Reloac input to st	d Trigger art ADC	PWM1: I PWM2: I	PWM outpu PWM outpu	ut ch1 ut ch2	2	
xternal r	ising edge	input to st	art ADC	PWM2:	PWM outpu	ut ch2	40	
							1 1 C (A)	
					PWM outpu	ut ch3		10
				PWM4: I	PWM outpu	ut ch4	ADC0: Ana	log inputC
				PWM5: I	PWM outpu	ut ch5	ADC1: Ana	log input1
				-			ADC2: Ana	log input2
				-			ADC3: Ana	log input3
Regist	ter A			•				(S)
it:	7	6	5	4	3	2	1	0
1	P41M1	P41M0	P41C1	P41C0	P40M1	P40M0	P40C1	P40C0
Mn	emonic: F	4CONA					Address:	92h
Regist	ter B							
it:	7	6	5	4	3	2	1	0
	P43M1	P43M0	P43C1	P43C0	P42M1	P42M0	P42C1	P42C0
Mn	emonic: F	4CONB					Address:	93h
			F					
4 alterna	ate modes.				-			
Mode 0.	P4.x is a g	general pu	rpose I/O p	ort which i	s the same	as Port 1		
Mode 1.	. P4.x is a	Read Strol	be signal f	or chip sele	ect purpose	. The add	lress range	depends
FR P4x	AH, P4xAL	and bits F	P4xC1, P4>	(C0.		- ·		
Mode 2.		Write Strol	be signal to	or chip sele	ect purpose	. The add	ress range	depends
=11: Mode 3. P4.x is a Read/Write Strobe depends on the SFR P4xAH, P4xAL and bits F					r chin sele	ect nurnos	e The ad	dress rar
					4xC0			
4 Chip-s	elect Mode	e address o	compariso	י <u></u> ו:				
Compar	e the full a	ddress (16	bits lengtl	n) with the	base addre	ess registe	rs P4xAH a	and P4xA
Compar	re the 15 h	high bits (/	A15-A1) of	address b	ous with th	e base ac	dress regis	sters P4x
94xAL.								
Compar	re the 14 h	high bits (/	A15-A2) of	address b	ous with th	e base ac	Idress regis	sters P4x
AXAL.	o tha Q hia	h hite (A4)		Idroop his				
	it: Mn Regist it: Mn 4 alterna Mode 0. Mode 1. FR P4x. Mode 2. FR P4x. Mode 2. FR P4x. Mode 3. Compar Compar 24xAL. Compar 24xAL.	it: 7 P41M1 Mnemonic: F Register B it: 7 P43M1 Mnemonic: F 4 alternate modes. Mode 0. P4.x is a FR P4xAH, P4xAL Mode 2. P4.x is a FR P4xAH, P4xAL Mode 3. P4.x is a FR P4xAH, P4xAL Mode 3. P4.x is a FR P4xAH, P4xAL Mode 3. P4.x is a Compare the full a Compare the 15 I P4xAL. Compare the 14 I P4xAL.	it: 7 6 P41M1 P41M0 Mnemonic: P4CONA Register B it: 7 6 P43M1 P43M0 Mnemonic: P4CONB 4 alternate modes. Mode 0. P4.x is a general pu Mode 1. P4.x is a Read Stro FR P4xAH, P4xAL and bits F Mode 2. P4.x is a Write Stro FR P4xAH, P4xAL and bits F Mode 3. P4.x is a Read/M nds on the SFR P4xAH, P4xA 4 Chip-select Mode address of Compare the full address (16 Compare the 15 high bits (P4xAL. Compare the 14 high bits (P4xAL.	it: 7 6 5 P41M1 P41M0 P41C1 Mnemonic: P4CONA Register B it: 7 6 5 P43M1 P43M0 P43C1 Mnemonic: P4CONB Mnemonic: P4CONB F 4 alternate modes. Mode 0. P4.x is a general purpose I/O p Mode 1. P4.x is a Read Strobe signal for FR P4xAH, P4xAL and bits P4xC1, P4> Mode 2. P4.x is a Read Strobe signal for FR P4xAH, P4xAL and bits P4xC1, P4> Mode 2. P4.x is a Read Strobe signal for FR P4xAH, P4xAL and bits P4xC1, P4> Mode 3. P4.x is a Read/Write Strobe nds on the SFR P4xAH, P4xAL and bits 4 Chip-select Mode address comparison Compare the full address (16 bits length Compare the 15 high bits (A15-A1) of P4xAL. Compare the 14 high bits (A15-A2) of P4xAL.	it: 7 6 5 4 P41M1 P41M0 P41C1 P41C0 Mnemonic: P4CONA Register B it: 7 6 5 4 P43M1 P43M0 P43C1 P43C0 Mnemonic: P4CONB FUNCTION 4 alternate modes. Mode 0. P4.x is a general purpose I/O port which is Mode 1. P4.x is a Read Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 2. P4.x is a Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip selector FR P4xAH. Compare the 14 high bits (A15-A2) of address backer P4xAL.	it: 7 6 5 4 3 P41M1 P41M0 P41C1 P41C0 P40M1 Mnemonic: P4CONA Register B it: 7 6 5 4 3 P43M1 P43M0 P43C1 P43C0 P42M1 Mnemonic: P4CONB FUNCTION 4 alternate modes. Mode 0. P4.x is a general purpose I/O port which is the same Mode 1. P4.x is a Read Strobe signal for chip select purpose FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 2. P4.x is a Write Strobe signal for chip select purpose FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select nds on the SFR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select Compare the full address (16 bits length) with the base addres Compare the 14 high bits (A15-A2) of address bus with th P4xAL.	it: 7 6 5 4 3 2 P41M1 P41M0 P41C1 P41C0 P40M1 P40M0 Mnemonic: P4CONA Register B it: 7 6 5 4 3 2 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 Mnemonic: P4CONB FUNCTION 4 alternate modes. Mode 0. P4.x is a general purpose I/O port which is the same as Port 1 Mode 1. P4.x is a Read Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 2. P4.x is a Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The add FR P4xAH, P4xAL and bits P4xC1, P4xC0. Compare the full address (16 bits length) with the base address register Compare the 15 high bits (A15-A1) of address bus with the base acc P4xAL. Compare the 14 high bits (A15-A2) of address bus with the base acc P4xAL.	it: 7 6 5 4 3 2 1 P41M1 P41M0 P41C1 P41C0 P40M1 P40M0 P40C1 Mnemonic: P4CONA Address: Register B it: 7 6 5 4 3 2 1 P43M1 P43M0 P43C1 P43C0 P42M1 P42M0 P42C1 Mnemonic: P4CONB Address: FUNCTION Address: FUNCTION 4 alternate modes. Mode 0. P4.x is a general purpose I/O port which is the same as Port 1. Mode 1. P4.x is a Read Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 2. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. Mode 3. P4.x is a Read/Write Strobe signal for chip select purpose. The address range FR P4xAH, P4xAL and bits P4xC1, P4xC0. 4 Chip-select Mode address comparison: Compare the full address (16 bits length) with the base address registers P4xAH a Compare the 14 high bits (A15-A2) of address bus with the base address registers P4xAL.

P4.0 Base Address Low Byte Register

P4xAL.



W79E633A/W79L633A

nuvoTon



W79E633A/W79L633A

nuvoTon

	Bit:	7	6	5	4	3	2	1	0
		ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC
	M	nemonic:	ACC	1	92	100	Address	s' F0h	
ACC.7-0	The A (or A	ACC) regis	ster is the	standard 8	8051/52 a	ccumulate	or.	0. 2011	
EXTEND	ED INTERR		ABLE						
	Bit:	7	6	5	4	3	2	1	0
		-	-	-	EWDI	- YG	14	EI2C2	EI2C
	M	nemonic:	EIE	•	•	ç	as	Address:	E8h
EWDI	Enable Wa	tchdog tin	ner interru	pt					
El2C2	Enable I2C	channel :	2 interrupt						
EI2C1	Enable I2C	channel	1 interrupt						
I2C Contr	rol Register	r Channe	el 1						
	Bit:	7	6	5	4	3	2	1 9	0
									100
		-	ENS1	STA	STO	SI	AA	-	-
	Mi	- nemonic:	ENS1 I2CON	STA	STO	SI	AA Address	- s: E9h	Q
ENS1	Mi Enable cha	- nemonic: annel 1 of	ENS1 I2CON I2C seria	STA I function	STO	SI	AA Address I=1 the cl	- s: E9h hannel 1 c	- of I2C
ENS1	Mi Enable cha function en	- nemonic: annel 1 of ables. The	ENS1 I2CON I2C seria e port latc	STA I function hes of SD	block. Wr A1 and S	SI nen ENS1 CL1 must	AA Address I=1 the ch be set to	- s: E9h hannel 1 c logic high	- of I2C
ENS1 STA	Mi Enable cha function en I2C START START or i	- nemonic: annel 1 of ables. The Γ Flag. Se repeat ST	ENS1 I2CON I2C seria e port latcl etting STA ART cond	STA I function hes of SD to logic 1 ition to bu	STO block. Wł A1 and Si to enter r is when th	SI Nen ENS1 CL1 must master mo ne bus is f	AA Address I=1 the ch be set to ode, the li ree.	- s: E9h hannel 1 c logic high 2C hardwa	f I2C are se
ENS1 STA STO	Mi Enable cha function en I2C START START or i I2C STOP	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mc	STA I function hes of SD to logic 1 lition to bu	block. Wr A1 and So to enter r s when th g STO to	SI Nen ENS1 CL1 must master mo ne bus is f transmit	AA Address I=1 the ch be set to ode, the li ree. a STOP	- s: E9h hannel 1 c logic high 2C hardwa condition	f I2C are se to bus
ENS1 STA STO	Mi Enable cha function en I2C START START or I I2C STOP I2C hardwa	- nemonic: annel 1 of ables. The Γ Flag. Se repeat ST Flag. In r are check	ENS1 I2CON I2C seria e port latcl titing STA ART cond master mo s the bus	STA I function hes of SD to logic 1 ition to bu ode, settin condition,	block. Wr A1 and Se to enter r s when th g STO to , if a STO	SI Nen ENS1 CL1 must master mo be bus is f transmit P conditio	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete	- s: E9h hannel 1 c logic high 2C hardwa condition ected this	f I2C are se to bus flag v
ENS1 STA STO	Mi Enable cha function en I2C START START or I I2C STOP I2C hardwa cleared by the defined	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automatic ressed" size	STA I function hes of SD to logic 1 ition to bu ode, settin condition, cally. In a	block. Wr A1 and So to enter r s when th g STO to , if a STO slave mo	SI Nen ENS1 CL1 must master mo ne bus is f transmit P condition de, settin	Address Address I=1 the cl be set to ode, the li ree. a STOP on is dete g STO re	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C l	f I2C are se to bus flag w hardwa
ENS1 STA STO SI	Mi Enable cha function en I2C START START or I I2C STOP I2C hardwa cleared by the defined I2C Port 1	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automation ressed" slater Flag, Whe	STA I function hes of SD to logic 1 ition to bu ode, settin condition cally. In a ave mode	block. Wr A1 and Se to enter r s when th g STO to , if a STO slave mo	SI Nen ENS1 CL1 must master mo te bus is f transmit P condition de, settin is preser	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete g STO re	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C I	- of I2C are se to bus flag v hardwa
ENS1 STA STO SI	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automatic ressed" sla Flag. Whe are, and it	STA I function hes of SD to logic 1 ition to bu ode, settin condition cally. In a ave mode. n a new S the EA a by softwa	block. Wr A1 and Se to enter r is when th g STO to slave mo SIO1 state and EI2C ²	SI Nen ENS1 CL1 must master mo le bus is f transmit P condition de, settin is preser I bits are	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete g STO re ht in the S both set,	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C I S1STA reg , the I2C1	- of I2C are se to bus flag v hardwa ister, t interr
ENS1 STA STO SI	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested.	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addr Interrupt I by hardwa SI must b	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automatic ressed" sla Flag. Whe are, and if be cleared	STA I function hes of SD to logic 1 lition to bu ode, settin condition, cally. In a ave mode, n a new S f the EA a by softwa	block. Wr A1 and Si to enter r is when th g STO to , if a STO slave mo SIO1 state and El2C ² re.	SI Peen ENS1 CL1 must master mo le bus is f transmit P condition de, settin is preser I bits are an ack	Address Address I=1 the cl be set to ode, the li ree. a STOP on is dete g STO re nt in the S both set,	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C l 61STA reg the I2C1	- of I2C are se to bus flag v hardwa ister, t interr
ENS1 STA STO SI AA	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested. Assert Ack SDA) will	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa SI must be nowledge be return	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automatic ressed" sla Flag. Whe are, and if e cleared Flag. If A ed during	STA I function hes of SD to logic 1 ition to bu ode, settin condition, cally. In a ave mode. n a new S the EA a by softwa AA is set the ackr	block. Wr A1 and Se to enter r is when th g STO to slave mo SIO1 state and EI2C ² re. to logic 1 nowledge	SI nen ENS1 CL1 must master mo ne bus is f transmit P condition de, settin is preser I bits are , an ackr clock pu	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete g STO re both set, howledge lse on th		- of I2C are se to bus flag v hardwa ister, t interr
ENS1 STA STO SI AA	Mi Enable cha function en I2C START START or I I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested. Assert Ack SDA) will I cleared, a	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa SI must b nowledge be return non-ackr	ENS1 I2CON I2C seria e port latch etting STA ART cond master mo s the bus automation ressed" sla Flag. Whe are, and if he cleared Flag. If A ed during moveledgeo	I function hes of SD to logic 1 lition to bu ode, settin condition, cally. In a ave mode, n a new S f the EA a by softwa AA is set the ackr I signal (block. Wh A1 and Su to enter r s when th g STO to slave mo SIO1 state and El2C ² re. to logic 1 howledge high leve	SI hen ENS1 CL1 must master mo le bus is f transmit P condition de, settin is preser I bits are , an ackr clock pui I to SDA	A Address I=1 the cl be set to ode, the li ree. a STOP on is dete g STO re not in the S both set, nowledge lse on th) will be	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C l G1STA reg the I2C1 d signal (e SCL lir returned	ister, t interr low le durin
ENS1 STA STO SI AA	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested. Assert Ack SDA) will I cleared, a acknowledg	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa SI must be snowledge be return non-ackr ge clock p	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mos s the bus automatic ressed" sla Flag. Whe are, and if e cleared Flag. If A ed during nowledgec pulse on th	STA I function hes of SD to logic 1 ition to bu ode, settin condition, cally. In a ave mode. n a new S f the EA a by softwa AA is set the ackr I signal (e SCL line	block. Wr A1 and Se to enter r is when th g STO to slave mo SIO1 state and EI2C ² re. to logic 1 howledge high leve e.	SI hen ENS1 CL1 must master mo he bus is f transmit P condition de, settin is preser I bits are , an ackr clock pu I to SDA	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete g STO re both set, howledge lse on th) will be	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C I G1STA reg the I2C1 d signal (e SCL lin returned	ister, f low le durin
ENS1 STA STO SI AA Bit0	Mi Enable cha function en I2C START START or I I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested. Assert Ack SDA) will I cleared, a acknowledg Must be ze	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa SI must b nowledge be return non-ackr ge clock p ro always	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automation ressed" sla Flag. Whe are, and if he cleared Flag. If <i>A</i> ed during nowledged pulse on the	STA I function hes of SD to logic 1 lition to bu ode, settin condition, cally. In a ave mode, n a new S f the EA a by softwa AA is set the ackr I signal (e SCL line	block. Wr A1 and So to enter r s when th g STO to slave mo SIO1 state and El2C ² re. to logic 1 howledge high leve e.	SI hen ENS1 CL1 must master mo le bus is f transmit P condition de, settin is preser I bits are , an ackr clock pul I to SDA	AA Address I=1 the cl be set to ode, the li ree. a STOP on is dete g STO re ht in the S both set, howledge lse on th) will be	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C l G1STA reg the I2C1 d signal (e SCL lir returned	ister, t interr
ENS1 STA STO SI AA Bit0 I2C Chan	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set I requested. Assert Ack SDA) will I cleared, a acknowledg Must be ze	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardwa SI must be so return non-ackr ge clock p ro always ess Regi	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automatic ressed" sla Flag. Whe are, and if e cleared Flag. If <i>J</i> ed during nowledgec bulse on th	STA I function hes of SD to logic 1 ition to bu ode, settin condition, cally. In a ave mode. n a new S the EA a by softwa AA is set the ackr I signal (e SCL line	block. Wr A1 and Se to enter r is when th g STO to slave mo SIO1 state and EI2C ² re. to logic 1 howledge high leve e.	SI hen ENS1 CL1 must master mo he bus is f transmit P condition de, settin is preser I bits are , an ackr clock pu I to SDA	AA Address I=1 the ch be set to ode, the li ree. a STOP on is dete g STO re ht in the S both set, howledge lse on th) will be	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C I 31STA reg the I2C1 d signal (e SCL lin returned	- of I2C are se to bus flag w hardwa ister, t interr low lev e. If a during
ENS1 STA STO SI AA Bit0 I2C Chan Bit:	Mi Enable cha function en I2C START START or i I2C STOP I2C hardwa cleared by the defined I2C Port 1 flag is set requested. Assert Ack SDA) will cleared, a acknowledg Must be ze nel 1 Addre	- nemonic: annel 1 of ables. The Flag. Se repeat ST Flag. In r are check hardware I "not addu Interrupt I by hardware by hardware SI must b snowledge be return non-ackr ge clock p ro always ess Regi 6	ENS1 I2CON I2C seria e port latcl etting STA ART cond master mo s the bus automation ressed" sla Flag. Whe are, and if he cleared a Flag. If <i>A</i> ed during nowledged bulse on the ster 0	STA I function hes of SD to logic 1 lition to bu ode, settin condition, cally. In a ave mode, n a new S f the EA a by softwa AA is set the ackr I signal (e SCL line	block. Wr A1 and So to enter r is when th g STO to slave mo SIO1 state and El2C ² re. to logic 1 howledge high leve e. 3	SI hen ENS1 CL1 must master mo le bus is f transmit P condition de, settin is preser I bits are , an ackr clock pul I to SDA	AA Address I=1 the cl be set to ode, the li ree. a STOP on is dete g STO re nowledge lse on th) will be	- s: E9h hannel 1 c logic high 2C hardwa condition ected this esets I2C l G1STA reg the I2C1 d signal (e SCL lir returned	of I2C are se to bus flag w hardwa ister, t interru low lev during

ADDR10.7-1 12C1 Slave Address0. The 8051 uC can read from and write to this 8-bit, directly addressable SFR. The contents of the register are irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own slave address. The I2C hardware will react if the contents of I2ADDR10 are matched with the received slave address.

I2C Baud Rate Control Register Channel 2

Bit:	7	6	5	4	3	2	1	0
	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0
	Mnem	nonic: I2CL	an i	Addres	s: FEh			
I2CLK2.7-0 The	2C clock	rate control						
I2C Timer Cou	nter Regi	ister Chai	nnel 2					
В	5it: 7	6	5	4	3	2	1	0
	-	-	-	-	- 76	ENTI2	DIV42	TIF2
	Mnem	nonic: I2TIM		Addres	s: FFh			

- ENTI2 Enable I2C 14-bits Time-out Counter. Setting ENTI to logic high will firstly reset the timeout counter and then start up counting. Clearing ENTI disables the 14-bit time-out counter. ENTI can be set to logic high only when SI=0.
- DIV42 I2C Time-out Counter Clock Frequency Selection. DIV42= 0 the clock frequency is coherent to the system clock Fosc. DIV42 = 1 the clock frequency is Fosc/4.
- TIF2 I2C Time-out Flag. When the time-out counter overflows hardware will set this flag and request the I2C2 interrupt if I2C2 interrupt is enabled (EI2C1=1). This bit must be cleared by software.



Stretching only affects the MOVX instruction. There is no effect on any other instruction or its timing, it is as if the state of the CPU is held for the desired period. The timing waveforms when the stretch value is zero, one, and two are shown below.

M2	M1	MO	MACHINE CYCLES	RD OR WR STROBE WIDTH IN CLOCKS	RD OR WR STROBE WIDTH @ 25 MHZ	RD OR WR STROBE WIDTH @ 40 MHZ
0	0	0	2	2	80 nS	50 nS
0	0	1	3 (default)	4	160 nS	100 nS
0	1	0	4	8	320 nS	200 nS
0	1	1	5	12	480 nS	300 nS
1	0	0	6	16	640 nS	400 nS
1	0	1	7	20	800 nS	500 nS
1	1	0	8	24	960 nS	600 nS
1	1	1	9	28	1120 nS	700 nS

Table 7-2 Data Memory Cycle Stretch Values



Figure 7-6 Data Memory Write with Stretch Value = 0

When the selected time-out occurs, the watchdog interrupt flag WDIF (WDCON.3) is set. Then, if there is no RWT and if the Watchdog Timer reset EWT (WDCON.1) is enabled, the Watchdog Timer reset occurs 512 clocks later. This reset lasts two machine cycles, and the Watchdog Timer reset flag WTRF (WDCON.2) is set, which indicates that the Watchdog Timer caused the reset.

The Watchdog Timer is disabled by a power-on/fail reset. The external reset and Watchdog Timer reset can not disable Watchdog Timer but restart the Timer.

The control bits that support the Watchdog Timer are discussed below.

7	-	Reserved.
6	POR	Power-on reset flag. The hardware sets this flag during power–up, and it can only be cleared by software. This flag can also be written by software.
5-4	-	Reserved.
3	WDIF	Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, the hardware sets this bit to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, this bit indicates that the time-out period has elapsed. This bit must be cleared by software.
2	WTRF	Watchdog Timer Reset Flag. If EWT is 0, the Watchdog Timer has no affect on this bit. Otherwise, the hardware sets this bit when the Watchdog Timer causes a reset. It can be cleared by software or a power-fail reset. It can be also read by software, which helps determine the cause of a reset.
1	EWT	Enable Watchdog-Timer Reset. Set this bit to enable the Watchdog Timer Reset function.
0	RWT	Reset Watchdog Timer. Set this bit to reset the Watchdog Timer before a time-out occurs. This bit is automatically cleared by the hardware.

The EWT, WDIF and RWT bits are protected by the Timed Access procedure. This procedure prevents software, especially errant code, from accidentally enabling or disabling the Watchdog Timer. An example is provided below.

	org mov mov	63h TA,#AA TA,#55	\H H					
	clr	WDIF						
	jnb	execute jmp	e_reset_flag,t \$	oypass_reset	; ٦ ; \	Γest if CF Nait to re	PU need t set	o reset.
bypass.	_reset:	i						
	mov	TA,#AA	λH					
	mov	TA,#55	Н					
	setb reti	RWT						
	org	300h						
						מ		. Dalama D

Publication Release Date: Oct 07, 2010 Revision A6.0

W79E633A/W79L633A

nuvoTon

start:

	mov	ckcon,#01h	; select 2 ^ 17 timer
;	mov	ckcon,#61h	; select 2 ^ 20 timer
;	mov	ckcon,#81h	; select 2 ^ 23 timer
;	mov	ckcon,#c1h	; select 2 ^ 26 timer
	mov	TA,#aah	
	mov	TA,#55h	
	mov	WDCON,#00000011B	
	setb	EWDI	
	setb	ea	
	jmp	\$; wait time out
Clock	Contr	ol	

Clock Control

WD1, WD0: CKCON.7, CKCON.6 - Watchdog Timer Mode select bits. These two bits select the timeout interval for the Watchdog Timer. The reset interval is 512 clocks longer than the selected interval. The default time-out is 2¹⁷ clocks, the shortest time-out period.



14. Serial Port

The W79E(L)633 serial port is a full-duplex port, and the W79E(L)633 provides additional features, such as Frame Error Detection and Automatic Address Recognition. The serial port is capable of synchronous and asynchronous communication. In synchronous mode, the W79E(L)633 generates the clock and operates in half-duplex mode. In asynchronous mode, the serial port can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF, but any write to SBUF writes to the transmit register while any read from SBUF reads from the receive buffer. The serial port can operate in four modes, as described below.

14.1 Mode 0

This mode provides half-duplex, synchronous communication with external devices. In this mode, serial data is transmitted and received on the RXD line, and the W79E(L)633 provides the shift clock on TxD, whether the device is transmitting or receiving. Eight bits are transmitted or received per frame, LSB first. The baud rate is 1/12 or 1/4 of the oscillator frequency, as determined by the SM2 bit (SCON.5; 0 = 1/12; 1 = 1/4). This programmable baud rate is the only difference between the standard 8051/52 and the W79E(L)633 in mode 0.

Any write to SBUF starts transmission. The shift clock is activated, and data is shifted out on RxD until all eight bits are transmitted. If SM2 is 1, the data appears on RxD one clock period before the falling edge of the shift clock on TxD. Then, the clock remains low for two clock periods before going high again. If SM2 is 0, the data appears on RxD three clock periods before the falling edge of the shift clock on TxD, and the clock on TxD remains low for six clock periods before going high again. This ensures that, at the receiving end, the data on the RxD line can be clocked on the rising edge of the shift clock or latched when the clock is low. The TI flag is set high in C1 following the end of transmission. The functional block diagram is shown below.



Figure 14-1 Serial Port Mode 0

15.3.3 Slave/Transmitter Mode





15.3.4 Slave/Receiver Mode



Publication Release Date: Oct 07, 2010 Revision A6.0

- 87 -

16.3 ADC Control Registers

ADC Control Register

	-								
	Bit:	7	6	5	4	3	2	1	0
		ADCEN	-	ADCEX	ADCI	ADCS	AADR2	AADR1	AADR0
	Mnemonic: ADCCON Address: C0h							C0h	
ADCEN	Enable A/D Converter Function. Set ADCEN to logic high to enable ADC block.								
ADCEX	Enable external start control of ADC conversion by a rising edge from P1.2. ADCEX=0: Disable external start. ADCEX=1: Enable external start control.								
ADCI	A/D Conver completed a	rting Con and will ca	nplete/Inte	errupt Fla rdware int	ag. This errupt if A	flag is so ADC interr	et when upt is ena	ADC cor bled. It is	version is cleared by

- ADCS A/D Converting Start. Setting this bit by software starts the conversion of the selected ADC input. ADCS remains high while ADC is converting signal and will be automatically cleared by hardware when ADC conversion is completed.
- AADR[2:0] Select and enable analog input channel from ADC0 to ADC3.

The ADCI and ADCS control the ADC conversion as below:

ADCI	ADCS	ADC STATUS
0	0	ADC not busy; A conversion can be started.
0	1	ADC busy; Start of a new conversion is blocked.
1	0	Conversion completed; Start of a new conversion requires ADCI = 0.
1	1	This is an internal temporary state that user can ignore it.

ADC Converter Result Low Register

	ADCLKI	ADCLKU	-	-	-	-	ADC.1	ADC.0
Bit:	7	6	5	4	3	2	1	0

Mnemonic: ADCL

Address: C1h

ADCLK[1:0] ADC Clock Frequency Select. The 10-bit ADC needs a clock to drive the converting that the clock frequency may not over 4MHz. ADCLK[1:0] controls the frequency of the clock to ADC block as below table.

ADCLK1	ADCLK0	ADC CLOCK FREQUENCY			
0	0	Crystal clock / 4 (Default)			
0	1	Crystal clock / 8			
12	0	Crystal clock / 16			
1 (2100	Reserved			

ADC[1:0] 2 LSB of 10-bit A/D conversion result. The 2 bits are read only.

20. In-System Programming

20.1 The Loader Program Locates at LDFlash Memory

CPU is Free Run at APFlash memory. CHPCON register had been set #03H value before CPU has entered idle state. CPU will switch to LDFlash memory and execute a reset action. H/W reboot mode will switch to LDFlash memory, too. Set SFRCN register where it locates at user's loader program to update APFlash bank 0 or bank 1 memory. Set a SWRESET (CHPCON=#83H) to switch back APFlash after CPU has updated APFlash program. CPU will restart to run program from reset state.

20.2 The Loader Program Locates at APFlash Memory

CPU is Free Run at APFlash memory. CHPCON register had been set #01H value before CPU has entered idle state. Set SFRCN register to update LDFlash or another bank of APFlash program. CPU will continue to run user's APFlash program after CPU has updated program. Please refer demonstrative code to understand other detail description.

21. H/W Writer Mode

This mode is for the writer to write / read Flash EPROM operation. A general user may not enter this mode.



Publication Release Date: Oct 07, 2010 Revision A6.0

DC Characteristics, continued

	SVMBOL	S	PECIFICATIO	DN .			
FARAWETER	STWIDOL	MIN. MAX.		UNIT			
Input High Voltage XTAL1 ^[*3]	V _{IH3}	3.5	V _{DD} +0.2	V	$V_{DD} = 5.5 V$		
Sink current P1, P3, P4	lsk1	4	8	mA	VDD =4.5V Vs = 0.45V		
Sink current P0,P2, ALE, PSEN	lsk2	10	14	mA	VDD =4.5V VOL = 0.45V		
Source current P1, P3, P4	lsr1	-180	-360	uA	VDD =4.5V VOL = 2.4V		
Source current P0, P2, ALE, PSEN	lsr2	-10	-14	mA	VDD =4.5V VOL = 2.4V		
Output Low Voltage P1, P3, P4	VOL1	-	0.45	V	VDD = 4.5V IOL = +6 mA		
Output Low Voltage P0, P2, ALE, PSEN ^[*2]	VOL2	-	0.45	V	VDD = 4.5V IOL = +10 mA		
Output High Voltage P1, P3, P4	VOH1	2.4	-	V	VDD = 4.5V ΙΟΗ = -180 μΑ		
Output High Voltage P0, P2, ALE, PSEN ^[*2]	VOH2	2.4	-	V	VDD = 4.5V Іон = -10mA		

Notes:

*1. RST pin is a Schmitt trigger input.

*2. P0, ALE and PSEN are tested in the external access mode.

*3. XTAL1 is a CMOS input.

*4. Pins of P0, P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN approximates to 2V.

23.3 AC Characteristics





	PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS	STRECH
	Data Access ALE Pulse Width	t _{LLHL2}	1.5t _{CLCL} - 5 2.0t _{CLCL} - 5		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	Address Hold After ALE Low for MOVX write	t _{LLAX2}	0.5t _{CLCL} - 5	P.O	nS	
	RD Pulse Width	t _{RLRH}	2.0t _{CLCL} - 5 t _{MCS} - 10	- Si	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	WR Pulse Width	t _{WLWH}	2.0t _{CLCL} - 5 t _{MCS} - 10	20	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	RD Low to Valid Data In	t _{RLDV}		2.0t _{CLCL} - 20 t _{MCS} - 20	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	Data Hold after Read	t _{RHDX}	0		nS	69
	Data Float after Read	t _{RHDZ}		t _{CLCL} - 5 2.0t _{CLCL} - 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	ALE Low to Valid Data In	t _{LLDV}		$\begin{array}{c} 2.5t_{CLCL} - 5 \\ t_{MCS} + 2t_{CLCL} - 40 \end{array}$	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	Port 0 Address to Valid Data In	t _{AVDV1}		3.0t _{CLCL} - 20 2.0t _{CLCL} - 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	ALE Low to RD or WR Low	t _{LLWL}	0.5t _{CLCL} - 5 1.5t _{CLCL} - 5	0.5t _{CLCL} + 5 1.5t _{CLCL} + 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$
B.	Port 0 Address to RD or WR Low	t _{AVWL}	t _{CLCL} - 5 2.0t _{CLCL} - 5		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
2	Port 2 Address to RD or WR Low	t _{AVWL2}	1.5t _{CLCL} - 5 2.5t _{CLCL} - 5		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
R	Data Valid to WR Transition	t _{QVWX}	-5 1.0t _{CLCL} - 5		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	Data Hold after Write	t _{WHQX}	t _{CLCL} - 5 2.0t _{CLCL} - 5		nS	$t_{MCS} = 0$ $t_{MCS} > 0$
	RD Low to Address Float	t _{RLAZ}		0.5t _{CLCL} - 5	nS	
	\overline{RD} or WR high to ALE high	t _{WHLH}	0 1.0t _{CLCL} - 5	10 1.0t _{CLCL} + 5	nS	$t_{MCS} = 0$ $t_{MCS} > 0$

23.3.3 MOVX Characteristics Using Stretch Memory Cycle

Note: t_{MCS} is a time period related to the Stretch memory cycle selection. The following table shows the time period of t_{MCS} for each selection of the Stretch value.

23.6 Program Memory Read Cycle



23.7 Data Memory Read Cycle



W79E633A/W79L633A

nuvoTon

S S S	FRAL FRAH FRFD EQU FRCN EQU	EQU EQU AEH AFH	ACH ADH
•*	ORG LJMP	000H 100H	; JUMP TO MAIN PROGRAM
, ,* ,	1. TIMER0	SERVICE VEC	TOR ORG = 0BH
• * ;	ORG CLR MOV MOV RETI	000BH TR0 TL0, R6 TH0, R7	; TR0 = 0, STOP TIMER0
•* •* •	4KB LDFla	sh MAIN PROG	BRAM
, M	ORG IAIN_4K: MOV	100H TA,#AAH	
	MOV MOV MOV	TA,#55H CHPCON,#03 SFRCN.#0H	H ; CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING.
	MOV MOV MOV	TCON,#00H TMOD,#01H IP,#00H	; TCON = 00H, TR = 0 TIMER0 STOP ; TMOD = 01H, SET TIMER0 A 16BIT TIMER ; IP = 00H
	MOV MOV MOV	R6,#F0H R7,#FFH TL0,R6	, IE = 02H, TIWERU INTERRUFT ENABLED
	MOV MOV MOV	TH0,R7 TCON,#10H PCON,#01H	; TCON = 10H, TR0 = 1, GO ; ENTER IDLE MODE
ι	JPDATE_AF	Flash:	
	MOV	ICON,#00H	; ICON = 00H , IR = 0 TIM0 STOP ; IP = 00H
	MOV	IE,#82H	; IE = 82H, TIMERO INTERRUPT ENABLED
	MO∨ MOV	TMOD,#01H R6,#D0H	; TMOD = 01H, MODE1 ; SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15 ms
	MOV	R7,#8AH	;DEPENDING ON USER'S SYSTEM CLOCK RATE.