

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4124pvi-432t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - AN81623: Digital Design Best Practices
 - AN73854: Introduction To Bootloaders
 - AN89610: ARM Cortex Code Optimization
 - □ AN90071: CY8CMBRxxx CapSense Design Guide

- Technical Reference Manual (TRM) is in two documents:
- Architecture TRM details each PSoC 4 functional block.
- Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino[™] compatible shields and Digilent® Pmod[™] daughter cards.
 - CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





Figure 2. Block Diagram



The PSoC 4100 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for the PSoC 4100 devices. The SWD interface is fully compatible with industry standard third party tools. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4100 family provides a level of

security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4100 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4100 allows the customer to make.



IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 MHz to 24 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low power oscillator, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

PSoC 4100 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4100 reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal to noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit 806 ksps SAR ADC can operate at a maximum clock rate of 14.5 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to \pm 1%) and by providing the choice (for the PSoC 4100 case) of three internal voltage references: V_{DD}, V_{DD}/2, and V_{REF} (nominally 1.024 V) as well as an external reference through a GPIO pin. The sample-and-hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision providing appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, aggregate sampling bandwidth is equal to 806 ksps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.



Figure 4. SAR ADC System Diagram



Figure 5. 48-Pin TQFP Pinout





Note It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias (V_{DDA} , V_{DDD} , or V_{CCD}) is a significant percentage of the rated working voltage. V_{DDA} must be equal to or higher than the V_{DDD} supply when powering up.



Figure 13. 40-pin QFN Example





Regulated External Supply

In this mode, the PSoC 4100 is powered by an external power supply that must be within the range of 1.71 V to 1.89 V (1.8 \pm 5%); note that this range needs to include power supply ripple too. In this mode, VCCD, VDDA, and VDDD pins are all shorted together and bypassed. The internal regulator is disabled in firmware.



Development Support

The PSoC 4100 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SSD}	-0.5	-	6	V	Absolute max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to Vssd	-0.5	-	1.95	V	Absolute max
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	_	V _{DD} +0.5	V	Absolute max
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	Absolute max
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Absolute max, current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-200	_	200	mA	

Device-Level Specifications

All specifications are valid for -40 °C \leq TA \leq 105 °C and TJ \leq 125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V _{DD}	Power Supply Input Voltage (V _{DDA} = V _{DDD} = V _{DD})	1.8	-	5.5	V	With regulator enabled
SID255	V _{DDD}	Power Supply Input Voltage unregu- lated	1.71	1.8	1.89	V	Internally unregulated Supply
SID54	V _{CCD}	Output voltage (for core logic)	-	1.8	-	V	
SID55	CEFC	External Regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	CEXC	Power supply decoupling capacitor	-	1	-	μF	X5R ceramic or better
Active Mo	de, V _{DD} = 1.71	V to 5.5 V. Typical Values measured a	t V _{DD} = 3.	.3 V			
SID9	IDD4	Execute from Flash; CPU at 6 MHz	-	-	2.8	mA	
SID10	IDD5	Execute from Flash; CPU at 6 MHz	-	2.2	-	mA	T = 25 °C
SID12	IDD7	Execute from Flash; CPU at 12 MHz,	-	-	4.2	mA	
SID13	IDD8	Execute from Flash; CPU at 12 MHz	-	3.7	-	mA	T = 25 °C
SID16	IDD11	Execute from Flash; CPU at 24 MHz	-	6.7	-	mA	T = 25 °C
SID17	IDD12	Execute from Flash; CPU at 24 MHz	-	-	7.2	mA	
Sleep Mod	le, V _{DD} = 1.7 V	to 5.5 V					
SID25	IDD20	I ² C wakeup, WDT, and Comparators on. 6 MHz.	-	1.3	1.8	mA	V _{DD} = 1.71 to 5.5 V
SID25A	IDD20A	I ² C wakeup, WDT, and Comparators on. 12 MHz.	-	1.7	2.2	mA	V _{DD} = 1.71 to 5.5 V
Deep Slee	p M <mark>ode, V_{DD} =</mark>	1.8 V to 3.6 V (Regulator on)					
SID31	IDD26	I ² C wakeup and WDT on.	_	1.3	-	μA	T = 25 °C
SID32	IDD27	I ² C wakeup and WDT on.	-	_	45	μA	T = 85 °C

Note

 Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 2. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
Deep Slee	p Mode, V _{DD} =	3.6 V to 5.5 V					
SID34	IDD29	I ² C wakeup and WDT on	_	1.5	15	μA	Typ at 25 °C Max at 85 °C
Deep Slee	p Mode, V _{DD} =	1.71 V to 1.89 V (Regulator bypassed)					
SID37	IDD32	I ² C wakeup and WDT on.	_	1.7	-	μA	T = 25 °C
SID38	IDD33	I ² C wakeup and WDT on	_	-	60	μA	T = 85 °C
Deep Slee	p Mode, +105 °	°C					
SID33Q	IDD28Q	I ² C wakeup and WDT on. Regulator Off.	-	-	135	μA	V _{DD} = 1.71 to 1.89
SID34Q	IDD29Q	I ² C wakeup and WDT on.	_	_	180	μA	V _{DD} = 1.8 to 3.6
SID35Q	IDD30Q	I ² C wakeup and WDT on.	_	_	140	μA	V _{DD} = 3.6 to 5.5
Hibernate	Mode, V _{DD} = 1	.8 V to 3.6 V (Regulator on)					
SID40	IDD35	GPIO and Reset active	_	150	_	nA	T = 25 °C
SID41	IDD36	GPIO and Reset active	-	_	1000	nA	T = 85 °C
Hibernate	Mode, V _{DD} = 3	.6 V to 5.5 V					
SID43	IDD38	GPIO and Reset active	_	150	_	nA	T = 25 °C
Hibernate	Mode, V _{DD} = 1	.71 V to 1.89 V (Regulator bypassed)					
SID46	IDD41	GPIO and Reset active	_	150	-	nA	T = 25 °C
SID47	IDD42	GPIO and Reset active	_	-	1000	nA	T = 85 °C
Hibernate	Mode, +105 °C						
SID42Q	IDD37Q	Regulator Off	_	-	19.4	μA	V _{DD} = 1.71 to 1.89
SID43Q	IDD38Q		_	-	17	μA	V _{DD} = 1.8 to 3.6
SID44Q	IDD39Q		_	-	16	μA	V _{DD} = 3.6 to 5.5
Stop Mode	9						
SID304	IDD43A	Stop Mode current; V _{DD} = 3.3 V	-	20	80	nA	Typ at 25 °C Max at 85 °C
Stop Mode	e, +105 °C						
SID304Q	IDD43AQ	Stop Mode current; V _{DD} = 3.6 V	-	-	5645	nA	
XRES curi	rent	· · · · · · · · · · · · · · · · · · ·		•	-		
SID307	IDD_XR	Supply current while XRES asserted	-	2	5	mA	

Table 3. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	-	24	MHz	$1.71 \le V_{DD} \le 5.5$
SID49	T _{SLEEP}	Wakeup from sleep mode	-	0	-	μs	Guaranteed by charac- terization
SID50	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	Ι	_	25	μs	24-MHz IMO. Guaranteed by charac- terization
SID51	T _{HIBERNATE}	Wakeup from Hibernate and Stop modes	-	-	2	ms	Guaranteed by charac- terization
SID52	T _{RESETWIDTH}	External reset pulse width	1	-	_	μs	Guaranteed by charac- terization



GPIO

Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} [2]	Input voltage high threshold	0.7 × V _{DDD}	-	-	V	CMOS Input
SID58	V _{IL}	Input voltage low threshold	_	-	0.3 × V _{DDD}	V	CMOS Input
SID241	V _{IH} [2]	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	-	-	V	
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	-	-	0.3 × V _{DDD}	V	
SID243	V _{IH} ^[2]	LVTTL input, $V_{DDD} \ge 2.7 V$	2.0	-	-	V	
SID244	V _{IL}	LVTTL input, $V_{DDD} \ge 2.7 V$	-	-	0.8	V	
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	-	V	I _{OH} = 4 mA at 3-V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	-	V	I _{OH} = 1 mA at 1.8-V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	-	0.6	V	I _{OL} = 4 mA at 1.8-V V _{DDD}
SID62	V _{OL}	Output voltage low level	-	-	0.6	V	I _{OL} = 8 mA at 3-V V _{DDD}
SID62A	V _{OL}	Output voltage low level	-	-	0.4	V	I _{OL} = 3 mA at 3-V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DDD} = 3.0-V
SID65A	I _{IL_CTBM}	Input leakage current (absolute value) for CTBM pins	_	-	4	nA	
SID66	C _{IN}	Input capacitance	-	_	7	pF	
SID67	V _{HYSTTL}	Input hysteresis LVTTL	25	40	-	mV	$V_{DDD} \ge 2.7 V.$ Guaranteed by characterization
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	_	_	mV	Guaranteed by characterization
SID69	IDIODE	Current through protection diode to V_{DD}/Vss	_	_	100	μA	Guaranteed by characterization
SID69A	ITOT_GPIO	Maximum Total Source or Sink Chip Current	-	_	200	mA	Guaranteed by characterization



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID297	Cload	Stable up to maximum load. Perfor- mance specs at 50 pF.	-	-	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 V$	6	-	_	V/µs	
SID299	T_op_wake	From disable to enable, no external RC dominating	_	300	_	μs	
SID299A	OL_GAIN	Open Loop Gain	_	90	_	dB	Guaranteed by design
	Comp_mode	Comparator mode; 50-mV drive, Trise = Tfall (approx)	_	-	_		
SID300	T _{PD1}	Response time; power = high	_	150	_	ns	
SID301	T _{PD2}	Response time; power = medium	_	400	_	ns	
SID302	T _{PD3}	Response time; power = low	-	2000	_	ns	
SID303	Vhyst_op	Hysteresis	_	10	_	mV	

Table 8. Opamp Specifications (Guaranteed by Characterization) (continued)

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID85	V _{OFFSET2}	Input offset voltage, Common Mode voltage range from 0 to V _{DD} -1	_	-	±4	mV	
SID85A	V _{OFFSET3}	Input offset voltage. Ultra low-power mode ($V_{DDD} \ge 2.2$ V for Temp < 0 °C, $V_{DDD} \ge 1.8$ V for Temp > 0 °C)	_	±12	-	mV	
SID86	V _{HYST}	Hysteresis when enabled, Common Mode voltage range from 0 to V_{DD} -1.	-	10	35	mV	Guaranteed by characterization
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	-	V _{DDD} – 0.1	V	Modes 1 and 2.
SID247	V _{ICM2}	Input common mode voltage in low power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °C)	0	-	V _{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} – 1.15	V	
SID88	CMRR	Common mode rejection ratio	50	-	-	dB	$V_{DDD} \ge 2.7 V.$ Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	-	-	dB	V _{DDD} < 2.7 V. Guaranteed by characterization
SID89	I _{CMP1}	Block current, normal mode	-	-	400	μA	Guaranteed by characterization
SID248	I _{CMP2}	Block current, low power mode	-	-	100	μA	Guaranteed by characterization
SID259	I _{CMP3}	Block current, ultra low power mode $(V_{DDD} \ge 2.2 \text{ V for Temp} < 0 ^{\circ}\text{C},$ $V_{DDD} \ge 1.8 \text{ V for Temp} > 0 ^{\circ}\text{C})$	-	6	28	μA	Guaranteed by characterization
SID90	Z _{CMP}	DC input impedance of comparator	35	-	-	MΩ	Guaranteed by characterization



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 15. TCPWM Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	-	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	-	-	Fc	MHz	Fc max = Fcpu. Maximum = 24 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	-	-	ns	Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	2/Fc	-	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between Quadrature phase inputs.

βC

Table 16. Fixed I²C DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	50	μA	
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135	μA	
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	310	μA	
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	-	1.4	μA	

Table 17. Fixed I²C AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	1	Mbps	

LCD Direct Drive

Table 18. LCD Direct Drive DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	ILCDLOW	Operating current in low power mode	-	5	-	μA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	Guaranteed by Design
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	
SID157	I _{LCDOP1}	PWM Mode current. 5-V bias. 24-MHz IMO. 25 °C	_	0.6	-	mA	32 × 4 segments. 50 Hz
SID158	I _{LCDOP2}	PWM Mode current. 3.3-V bias. 24-MHz IMO. 25 °C	_	0.5	_	mA	32 × 4 segments. 50 Hz



Table 19. LCD Direct Drive AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	

Table 20. Fixed UART DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	-	-	55	μA	
SID161	I _{UART2}	Block current consumption at 1000 Kbps	-	-	312	μA	

Table 21. Fixed UART AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	-	-	1	Mbps	

SPI Specifications

Table 22. Fixed SPI DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mbps	-	-	360	μA	
SID164	I _{SPI2}	Block current consumption at 4 Mbps	-	-	560	μA	
SID165	I _{SPI3}	Block current consumption at 8 Mbps	-	-	600	μA	

Table 23. Fixed SPI AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	F _{SPI}	SPI operating frequency (master; 6X oversampling)	_	-	4	MHz	

Table 24. Fixed SPI Master Mode AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID167	T _{DMO}	MOSI valid after Sclock driving edge	-	-	15	ns	
SID168	T _{DSI}	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	-	ns	
SID169	Т _{НМО}	Previous MOSI data hold time with respect to capturing edge at Slave	0	-	-	ns	

Table 25. Fixed SPI Slave Mode AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	Т _{DMI}	MOSI valid before Sclock capturing edge	40	-	-	ns	
SID171	T _{DSO}	MISO valid after Sclock driving edge	_	-	42+3× Tscbclk	ns	
SID171A	T _{DSO_ext}	MISO valid after Sclock driving edge in Ext. Clock mode	-	-	48	ns	
SID172	T _{HSO}	Previous MISO data hold time	0	-	-	ns	
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	-	_	ns	



Memory

Table 26. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.71	-	5.5	V	

Table 27. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[3]	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[3]	Row erase time	-	-	13	ms	
SID176	T _{ROWPROGRAM} ^[3]	Row program time after erase	-	-	7	ms	
SID178	T _{BULKERASE} ^[3]	Bulk erase time (32 KB)	-	-	35	ms	
SID180	T _{DEVPROG} ^[3]	Total device program time	-	-	7	seconds	Guaranteed by charac- terization
SID181	F _{END}	Flash endurance	100 K	-	-	cycles	Guaranteed by charac- terization
SID182	F _{RET}	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	-	-	years	Guaranteed by charac- terization
SID182A		Flash retention. $T_A \le 85 \text{ °C}$, 10 K P/E cycles	10	-	-	years	Guaranteed by charac- terization
SID182B	F _{RETQ}	Flash retention. $T_A \le 105 \text{ °C}$, 10 K P/E cycles, \le three years at TA \ge 85 °C	10	_	20	years	Guaranteed by charac- terization

System Resources

Power-on-Reset (POR) with Brown Out

Table 28. Imprecise Power On Reset (IPOR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	-	1.45	V	Guaranteed by character- ization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	-	1.4	V	Guaranteed by character- ization
SID187	VIPORHYST	Hysteresis	15	_	200	mV	Guaranteed by character- ization

Table 29. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.64	-	-	V	Full functionality between 1.71 V and BOD trip voltage is guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	-	-	V	Guaranteed by character- ization
BID55	Svdd	Maximum power supply ramp rate	_	-	67	kV/sec	

Note

It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Voltage Monitors

Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V _{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V _{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V _{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V _{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V _{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	-	-	100	μA	Guaranteed by characterization

Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T _{MONTRIP}	Voltage monitor trip time	_	1	1	μs	Guaranteed by characterization

SWD Interface

Table 32. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-	-	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \leq \text{V}_{DD} \leq 3.3 \text{ V}$	-	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	_	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	Guaranteed by characterization



Internal Main Oscillator

Table 33. IMO DC Specifications (Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	-	1000	μA	
SID219	I _{IMO2}	IMO operating current at 24 MHz	-	-	325	μA	
SID220	I _{IMO3}	IMO operating current at 12 MHz	-	-	225	μA	
SID221	I _{IMO4}	IMO operating current at 6 MHz	-	-	180	μA	
SID222	I _{IMO5}	IMO operating current at 3 MHz	-	-	150	μA	

Table 34. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation from 3 to 48 MHz	_	-	±2	%	±3% if T _A > 85 °C and IMO frequency < 24 MHz
SID226	T _{STARTIMO}	IMO startup time	-	-	12	μs	
SID227	T _{JITRMSIMO1}	RMS Jitter at 3 MHz	-	156	-	ps	
SID228	T _{JITRMSIMO2}	RMS Jitter at 24 MHz	-	145	-	ps	
SID229	T _{JITRMSIMO3}	RMS Jitter at 48 MHz	-	139	-	ps	

Internal Low-Speed Oscillator

Table 35. ILO DC Specifications (Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO1}	ILO operating current at 32 kHz	_	0.3	1.05	μA	Guaranteed by Characterization
SID233	IILOLEAK	ILO leakage current	_	2	15	nA	Guaranteed by Design

Table 36. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	-	-	2	ms	Guaranteed by charac- terization
SID236	T _{ILODUTY}	ILO duty cycle	40	50	60	%	Guaranteed by charac- terization
SID237	F _{ILOTRIM1}	32 kHz trimmed frequency	15	32	50	kHz	Max ILO frequency is 70 kHz if T _A > 85 °C

Table 37. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305	ExtClkFreq	External Clock input Frequency	0	-	24	MHz	Guaranteed by characterization
SID306	ExtClkDuty	Duty cycle; Measured at V _{DD/2}	45	-	55	%	Guaranteed by characterization



Acronyms

Table 43. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 43. Acronyms Used in this Document (continued)

Acronym	Description					
ETM	embedded trace macrocell					
FIR	finite impulse response, see also IIR					
FPB	flash patch and breakpoint					
FS	full-speed					
GPIO	general-purpose input/output, applies to a PSoC pin					
HVI	high-voltage interrupt, see also LVI, LVD					
IC	integrated circuit					
IDAC	current DAC, see also DAC, VDAC					
IDE	integrated development environment					
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol					
IIR	infinite impulse response, see also FIR					
ILO	internal low-speed oscillator, see also IMO					
IMO	internal main oscillator, see also ILO					
INL	integral nonlinearity, see also DNL					
I/O	input/output, see also GPIO, DIO, SIO, USBIO					
IPOR	initial power-on reset					
IPSR	interrupt program status register					
IRQ	interrupt request					
ITM	instrumentation trace macrocell					
LCD	liquid crystal display					
LIN	Local Interconnect Network, a communications protocol.					
LR	link register					
LUT	lookup table					
LVD	low-voltage detect, see also LVI					
LVI	low-voltage interrupt, see also HVI					
LVTTL	low-voltage transistor-transistor logic					
MAC	multiply-accumulate					
MCU	microcontroller unit					
MISO	master-in slave-out					
NC	no connect					
NMI	nonmaskable interrupt					
NRZ	non-return-to-zero					
NVIC	nested vectored interrupt controller					
NVL	nonvolatile latch, see also WOL					
opamp	operational amplifier					
PAL	programmable array logic, see also PLD					



Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 43. Acronyms Used in this Document (continued)

Acronym Description SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset **XRES** external reset I/O pin XTAL crystal

Table 43. Acronyms Used in this Document (continued)



Document Conventions

Units of Measure

Table 44. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
fF	emto farad			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
MΩ	mega-ohm			
Msps	megasamples per second			
μA	microampere			
μF	microfarad			
μH	microhenry			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
s	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			



Revision History

l	Description Document	Description Title: PSoC [®] 4: PSoC 4100 Family Datasheet Programmable System-on-Chip (PSoC [®]) Document Number:001-87220						
	Revision	ECN	Orig. of Change	Submission Date	Description of Change			
	*B	4108562	WKA	08/29/2013	Added clarifying note about the XRES pin in the Reset section. Added a link reference to the PSoC 4 TRM. Updated the footnote in Absolute Maximum Ratings. Updated Sleep Mode IDD specs in DC Specifications. Updated Comparator DC Specifications Updated SAR ADC AC Specifications (Guaranteed by Characterization) Updated LCD Direct Drive DC Specifications (Guaranteed by Characterization) Updated the number of GPIOs in Ordering Information.			
	*C	4568937	WKA	11/19/2014	Added 48-pin TQFP pin and package details. Added SID308A spec details. Updated Ordering Information.			
	*D	4617283	WKA	01/08/2015	Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram.			
	*E	4643655	WKA	04/29/2015	Added 35 WLCSP pinout and package detail information. Updated CSD specifications.			
	*F	5287114	WKA	06/09/2016	Corrected typo in the Features section. Added reference to AN90071 in the More Information section. Updated Flash section with details of flash protection modes. Added notes in the Pinouts section. Updated 40-pin QFN and 28-pin SSOP pin diagrams. Added PSoC 4 Power Supply diagram. Updated the Bypass Capacitors column in the Power Supply table. Updated values for SID32, SID34, SID38, SID269, SID270, SID271. Added SID299A. Updated Comparator Specifications. Updated TCPWM Specifications. Updated values for SID149, SID160, SID171. Updated Conditions for SID190. Added BID55. Removed Conditions for SID237. Added reference to PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints in the Packaging section.			
	*G	5327384	WKA	06/28/2016	Removed the capacitor connection for Pin 15 in Figure 11.			
ſ	*H	5704046	GNKK	04/26/2017	Updated the Cypress logo and copyright information.			



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.