

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I²C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4124pvi-442

Contents

Functional Definition	5	Analog Peripherals	22
CPU and Memory Subsystem	5	Digital Peripherals	26
System Resources	5	Memory	29
Analog Blocks.....	6	System Resources	29
Fixed Function Digital.....	7	Ordering Information	32
GPIO	7	Part Numbering Conventions	33
Special Function Peripherals.....	8	Packaging	34
Pinouts	9	Acronyms	38
Power	15	Document Conventions	40
Unregulated External Supply.....	15	Units of Measure	40
Regulated External Supply.....	16	Revision History	41
Development Support	17	Sales, Solutions, and Legal Information	42
Documentation	17	Worldwide Sales and Design Support.....	42
Online	17	Products	42
Tools.....	17	PSoC® Solutions	42
Electrical Specifications	18	Cypress Developer Community.....	42
Absolute Maximum Ratings.....	18	Technical Support	42
Device-Level Specifications	18		

Pinouts

The following is the pin-list for PSoC 4100 (44-TQFP, 40-QFN, 28-SSOP, and 48-TQFP). Port 2 comprises of the high-speed Analog inputs for the SAR Mux. P1.7 is the optional external input and bypass for the SAR reference. Ports 3 and 4 contain the Digital Communication channels. All pins support CSD CapSense and analog mux bus connections.

44-TQFP		40-QFN		28-SSOP		48-TQFP		Alternate Functions for Pins					Pin Description
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Analog	Alt 1	Alt 2	Alt 3	Alt 4	
1	VSS	-	-	-	-	-	-	-	-	-	-	-	Ground
2	P2.0	1	P2.0	-	-	2	P2.0	sarmux.0	-	-	-	-	Port 2 Pin 0: gpio, lcd, csd, sarmux
3	P2.1	2	P2.1	-	-	3	P2.1	sarmux.1	-	-	-	-	Port 2 Pin 1: gpio, lcd, csd, sarmux
4	P2.2	3	P2.2	5	P2.2	4	P2.2	sarmux.2	-	-	-	-	Port 2 Pin 2: gpio, lcd, csd, sarmux
5	P2.3	4	P2.3	6	P2.3	5	P2.3	sarmux.3	-	-	-	-	Port 2 Pin 3: gpio, lcd, csd, sarmux
6	P2.4	5	P2.4	7	P2.4	6	P2.4	sarmux.4	tcpwm0_p[1]	-	-	-	Port 2 Pin 4: gpio, lcd, csd, sarmux, pwm
7	P2.5	6	P2.5	8	P2.5	7	P2.5	sarmux.5	tcpwm0_n[1]	-	-	-	Port 2 Pin 5: gpio, lcd, csd, sarmux, pwm
8	P2.6	7	P2.6	9	P2.6	8	P2.6	sarmux.6	tcpwm1_p[1]	-	-	-	Port 2 Pin 6: gpio, lcd, csd, sarmux, pwm
9	P2.7	8	P2.7	10	P2.7	9	P2.7	sarmux.7	tcpwm1_n[1]	-	-	-	Port 2 Pin 7: gpio, lcd, csd, sarmux, pwm
10	VSS	9	VSS	-	-	-	-	-	-	-	-	-	Ground
-	-	-	-	-	-	10	NC	-	-	-	-	-	No Connect
-	-	-	-	-	-	11	NC	-	-	-	-	-	No Connect
11	P3.0	10	P3.0	11	P3.0	12	P3.0	-	tcpwm0_p[0]	scb1_uart_rx[0]	scb1_i2c_scl[0]	scb1_spi_mosi[0]	Port 3 Pin 0: gpio, lcd, csd, pwm, scb1
12	P3.1	11	P3.1	12	P3.1	13	P3.1	-	tcpwm0_n[0]	scb1_uart_tx[0]	scb1_i2c_sda[0]	scb1_spi_miso[0]	Port 3 Pin 1: gpio, lcd, csd, pwm, scb1
13	P3.2	12	P3.2	13	P3.2	14	P3.2	-	tcpwm1_p[0]	-	swd_io[0]	scb1_spi_clk[0]	Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd
-	-	-	-	-	-	15	VSSD	-	-	-	-	-	Ground
14	P3.3	13	P3.3	14	P3.3	16	P3.3	-	tcpwm1_n[0]	-	swd_clk[0]	scb1_spi_ssel_0[0]	Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd
15	P3.4	14	P3.4	-	-	17	P3.4	-	tcpwm2_p[0]	-	-	scb1_spi_ssel_1	Port 3 Pin 4: gpio, lcd, csd, pwm, scb1
16	P3.5	15	P3.5	-	-	18	P3.5	-	tcpwm2_n[0]	-	-	scb1_spi_ssel_2	Port 3 Pin 5: gpio, lcd, csd, pwm, scb1
17	P3.6	16	P3.6	-	-	19	P3.6	-	tcpwm3_p[0]	-	swd_io[1]	scb1_spi_ssel_3	Port 3 Pin 6: gpio, lcd, csd, pwm, scb1, swd
18	P3.7	17	P3.7	-	-	20	P3.7	-	tcpwm3_n[0]	-	swd_clk[1]	-	Port 3 Pin 7: gpio, lcd, csd, pwm, swd
19	VDDD	-	-	-	-	21	VDDD	-	-	-	-	-	Digital Supply, 1.8 - 5.5V
20	P4.0	18	P4.0	15	P4.0	22	P4.0	-	-	scb0_uart_rx	scb0_i2c_scl	scb0_spi_mosi	Port 4 Pin 0: gpio, lcd, csd, scb0
21	P4.1	19	P4.1	16	P4.1	23	P4.1	-	-	scb0_uart_tx	scb0_i2c_sda	scb0_spi_miso	Port 4 Pin 1: gpio, lcd, csd, scb0
22	P4.2	20	P4.2	17	P4.2	24	P4.2	csd_c_mod	-	-	-	scb0_spi_clk	Port 4 Pin 2: gpio, lcd, csd, scb0
23	P4.3	21	P4.3	18	P4.3	25	P4.3	csd_c_sh_tank	-	-	-	scb0_spi_ssel_0	Port 4 Pin 3: gpio, lcd, csd, scb0
-	-	-	-	-	-	26	NC	-	-	-	-	-	No Connect
-	-	-	-	-	-	27	NC	-	-	-	-	-	No Connect

44-TQFP		40-QFN		28-SSOP		48-TQFP		Alternate Functions for Pins					Pin Description
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Analog	Alt 1	Alt 2	Alt 3	Alt 4	
24	P0.0	22	P0.0	19	P0.0	28	P0.0	comp1_inp	—	—	—	scb0_spi_ssel_1	Port 0 Pin 0: gpio, lcd, csd, scb0, comp
25	P0.1	23	P0.1	20	P0.1	29	P0.1	comp1_inn	—	—	—	scb0_spi_ssel_2	Port 0 Pin 1: gpio, lcd, csd, scb0, comp
26	P0.2	24	P0.2	21	P0.2	30	P0.2	comp2_inp	—	—	—	scb0_spi_ssel_3	Port 0 Pin 2: gpio, lcd, csd, scb0, comp
27	P0.3	25	P0.3	22	P0.3	31	P0.3	comp2_inn	—	—	—	—	Port 0 Pin 3: gpio, lcd, csd, comp
28	P0.4	26	P0.4	—	—	32	P0.4	—	—	scb1_uart_rx[1]	scb1_i2c_scl[1]	scb1_spi_mosi[1]	Port 0 Pin 4: gpio, lcd, csd, scb1
29	P0.5	27	P0.5	—	—	33	P0.5	—	—	scb1_uart_tx[1]	scb1_i2c_sda[1]	scb1_spi_miso[1]	Port 0 Pin 5: gpio, lcd, csd, scb1
30	P0.6	28	P0.6	23	P0.6	34	P0.6	—	ext_clk	—	—	scb1_spi_clk[1]	Port 0 Pin 6: gpio, lcd, csd, scb1, ext_clk
31	P0.7	29	P0.7	24	P0.7	35	P0.7	—	—	—	wakeup	scb1_spi_ssel_0[1]	Port 0 Pin 7: gpio, lcd, csd, scb1, wakeup
32	XRES	30	XRES	25	XRES	36	XRES	—	—	—	—	—	Chip reset, active low
33	VCCD	31	VCCD	26	VCCD	37	VCCD	—	—	—	—	—	Regulated supply, connect to 1μF cap or 1.8V
—	—	—	—	—	—	38	VSSD	—	—	—	—	—	Digital Ground
34	VDDD	32	VDDD	27	VDD	39	VDDD	—	—	—	—	—	Digital Supply, 1.8 - 5.5V
35	VDDA	33	VDDA	27	VDD	40	VDDA	—	—	—	—	—	Analog Supply, 1.8 - 5.5V, equal to VDDD
36	VSSA	34	VSSA	28	VSS	41	VSSA	—	—	—	—	—	Analog Ground
37	P1.0	35	P1.0	1	P1.0	42	P1.0	ctb.oa0.inp	tcpwm2_p[1]	—	—	—	Port 1 Pin 0: gpio, lcd, csd, ctb, pwm
38	P1.1	36	P1.1	2	P1.1	43	P1.1	ctb.oa0.inm	tcpwm2_n[1]	—	—	—	Port 1 Pin 1: gpio, lcd, csd, ctb, pwm
39	P1.2	37	P1.2	3	P1.2	44	P1.2	ctb.oa0.out	tcpwm3_p[1]	—	—	—	Port 1 Pin 2: gpio, lcd, csd, ctb, pwm
40	P1.3	38	P1.3	—	—	45	P1.3	ctb.oa1.out	tcpwm3_n[1]	—	—	—	Port 1 Pin 3: gpio, lcd, csd, ctb, pwm
41	P1.4	39	P1.4	—	—	46	P1.4	ctb.oa1.inm	—	—	—	—	Port 1 Pin 4: gpio, lcd, csd, ctb
42	P1.5	—	—	—	—	47	P1.5	ctb.oa1.inp	—	—	—	—	Port 1 Pin 5: gpio, lcd, csd, ctb
43	P1.6	—	—	—	—	48	P1.6	ctb.oa1.inp_alt	—	—	—	—	Port 1 Pin 6: gpio, lcd, csd
44	P1.7/VREF	40	P1.7/VREF	4	P1.7/VREF	1	P1.7/VREF	ctb.oa1.inp_alt_ext_vref	—	—	—	—	Port 1 Pin 7: gpio, lcd, csd, ext_ref

Notes:

1. tcpwm_p and tcpwm_n refer to tcpwm non-inverted and inverted outputs respectively.
2. P3.2 and P3.3 are SWD pins after boot (reset).






Figure 5. 48-Pin TQFP Pinout

Figure 6. 44-pin TQFP Part Pinout


Figure 7. 40-Pin QFN Pinout

Figure 8. 35-Ball WLCSP

Figure 9. 28-Pin SSOP Pinout


Development Support

The PSoC 4100 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SSD}	-0.5	—	6	V	Absolute max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	—	1.95	V	Absolute max
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	—	V _{DD} +0.5	V	Absolute max
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	—	25	mA	Absolute max
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DD} , and Min for V _{IL} < V _{SS}	-0.5	—	0.5	mA	Absolute max, current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	—	—	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	—	—	V	
BID46	LU	Pin current for latch-up	-200	—	200	mA	

Device-Level Specifications

All specifications are valid for -40 °C ≤ TA ≤ 105 °C and TJ ≤ 125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID53	V _{DD}	Power Supply Input Voltage (V _{DDA} = V _{DDD} = V _{DD})	1.8	—	5.5	V	With regulator enabled
SID255	V _{DDD}	Power Supply Input Voltage unregulated	1.71	1.8	1.89	V	Internally unregulated Supply
SID54	V _{CCD}	Output voltage (for core logic)	—	1.8	—	V	
SID55	CEFC	External Regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	CEXC	Power supply decoupling capacitor	—	1	—	μF	X5R ceramic or better

Active Mode, V_{DD} = 1.71 V to 5.5 V. Typical Values measured at V_{DD} = 3.3 V

SID9	IDD4	Execute from Flash; CPU at 6 MHz	—	—	2.8	mA	
SID10	IDD5	Execute from Flash; CPU at 6 MHz	—	2.2	—	mA	T = 25 °C
SID12	IDD7	Execute from Flash; CPU at 12 MHz,	—	—	4.2	mA	
SID13	IDD8	Execute from Flash; CPU at 12 MHz	—	3.7	—	mA	T = 25 °C
SID16	IDD11	Execute from Flash; CPU at 24 MHz	—	6.7	—	mA	T = 25 °C
SID17	IDD12	Execute from Flash; CPU at 24 MHz	—	—	7.2	mA	

Sleep Mode, V_{DD} = 1.7 V to 5.5 V

SID25	IDD20	I ² C wakeup, WDT, and Comparators on. 6 MHz.	—	1.3	1.8	mA	V _{DD} = 1.71 to 5.5 V
SID25A	IDD20A	I ² C wakeup, WDT, and Comparators on. 12 MHz.	—	1.7	2.2	mA	V _{DD} = 1.71 to 5.5 V

Deep Sleep Mode, V_{DD} = 1.8 V to 3.6 V (Regulator on)

SID31	IDD26	I ² C wakeup and WDT on.	—	1.3	—	μA	T = 25 °C
SID32	IDD27	I ² C wakeup and WDT on.	—	—	45	μA	T = 85 °C

Note

- Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Analog Peripherals

Opamp

Table 8. Opamp Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
	I _{DD}	Opamp block current. No load.	—	—	—	—	
SID269	I _{DD_HI}	Power = high	—	1100	1850	µA	
SID270	I _{DD_MED}	Power = medium	—	550	950	µA	
SID271	I _{DD_LOW}	Power = low	—	150	350	µA	
	GBW	Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V	—	—	—	—	
SID272	GBW_HI	Power = high	6	—	—	MHz	
SID273	GBW_MED	Power = medium	4	—	—	MHz	
SID274	GBW_LO	Power = low	—	1	—	MHz	
	I _{OUT_MAX}	V _{DDA} ≥ 2.7 V, 500 mV from rail	—	—	—	—	
SID275	I _{OUT_MAX_HI}	Power = high	10	—	—	mA	
SID276	I _{OUT_MAX_MID}	Power = medium	10	—	—	mA	
SID277	I _{OUT_MAX_LO}	Power = low	—	5	—	mA	
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail	—	—	—	—	
SID278	I _{OUT_MAX_HI}	Power = high	4	—	—	mA	
SID279	I _{OUT_MAX_MID}	Power = medium	4	—	—	mA	
SID280	I _{OUT_MAX_LO}	Power = low	—	2	—	mA	
SID281	V _{IN}	Charge pump on, V _{DDA} ≥ 2.7 V	-0.05	—	V _{DDA} - 0.2	V	
SID282	V _{CM}	Charge pump on, V _{DDA} ≥ 2.7 V	-0.05	—	V _{DDA} - 0.2	V	
	V _{OUT}	V _{DDA} ≥ 2.7 V	—	—	—		
SID283	V _{OUT_1}	Power = high, Iload=10 mA	0.5	—	V _{DDA} - 0.5	V	
SID284	V _{OUT_2}	Power = high, Iload=1 mA	0.2	—	V _{DDA} - 0.2	V	
SID285	V _{OUT_3}	Power = medium, Iload=1 mA	0.2	—	V _{DDA} - 0.2	V	
SID286	V _{OUT_4}	Power = low, Iload=0.1 mA	0.2	—	V _{DDA} - 0.2	V	
SID288	V _{OS_TR}	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID288A	V _{OS_TR}	Offset voltage, trimmed	—	±1	—	mV	Medium mode
SID288B	V _{OS_TR}	Offset voltage, trimmed	—	±2	—	mV	Low mode
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	µV/°C	High mode. T _A ≤ 85 °C
SID290Q	V _{OS_DR_TR}	Offset voltage drift, trimmed	15	±3	15	µV/°C	High mode. T _A ≤ 105 °C
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	—	±10	—	µV/°C	Medium mode
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	—	±10	—	µV/°C	Low mode
SID291	CMRR	DC	70	80	—	dB	V _{DDD} = 3.6 V
SID292	PSRR	At 1 kHz, 100-mV ripple	70	85	—	dB	V _{DDD} = 3.6 V
	Noise		—	—	—	—	
SID293	V _{N1}	Input referred, 1 Hz - 1GHz, power = high	—	94	—	µVrms	
SID294	V _{N2}	Input referred, 1 kHz, power = high	—	72	—	nV/rtHz	
SID295	V _{N3}	Input referred, 10kHz, power = high	—	28	—	nV/rtHz	
SID296	V _{N4}	Input referred, 100kHz, power = high	—	15	—	nV/rtHz	

Table 8. Opamp Specifications (Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID297	Cload	Stable up to maximum load. Performance specs at 50 pF.	–	–	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \geq 2.7$ V	6	–	–	V/μs	
SID299	T_op_wake	From disable to enable, no external RC dominating	–	300	–	μs	
SID299A	OL_GAIN	Open Loop Gain	–	90	–	dB	Guaranteed by design
	Comp_mode	Comparator mode; 50-mV drive, Trise = Tfall (approx)	–	–	–		
SID300	T _{PD1}	Response time; power = high	–	150	–	ns	
SID301	T _{PD2}	Response time; power = medium	–	400	–	ns	
SID302	T _{PD3}	Response time; power = low	–	2000	–	ns	
SID303	V _{hyst_op}	Hysteresis	–	10	–	mV	

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID85	V _{OFFSET2}	Input offset voltage, Common Mode voltage range from 0 to $V_{DD}-1$	–	–	±4	mV	
SID85A	V _{OFFSET3}	Input offset voltage. Ultra low-power mode ($V_{DDD} \geq 2.2$ V for Temp < 0 °C, $V_{DDD} \geq 1.8$ V for Temp > 0 °C)	–	±12	–	mV	
SID86	V _{HYST}	Hysteresis when enabled, Common Mode voltage range from 0 to $V_{DD}-1$.	–	10	35	mV	Guaranteed by characterization
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	–	$V_{DDD}-0.1$	V	Modes 1 and 2.
SID247	V _{ICM2}	Input common mode voltage in low power mode ($V_{DDD} \geq 2.2$ V for Temp < 0 °C, $V_{DDD} \geq 1.8$ V for Temp > 0 °C)	0	–	V_{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	–	$V_{DDD}-1.15$	V	
SID88	CMRR	Common mode rejection ratio	50	–	–	dB	$V_{DDD} \geq 2.7$ V. Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	–	–	dB	$V_{DDD} < 2.7$ V. Guaranteed by characterization
SID89	I _{CMP1}	Block current, normal mode	–	–	400	μA	Guaranteed by characterization
SID248	I _{CMP2}	Block current, low power mode	–	–	100	μA	Guaranteed by characterization
SID259	I _{CMP3}	Block current, ultra low power mode ($V_{DDD} \geq 2.2$ V for Temp < 0 °C, $V_{DDD} \geq 1.8$ V for Temp > 0 °C)	–	6	28	μA	Guaranteed by characterization
SID90	Z _{CMP}	DC input impedance of comparator	35	–	–	MΩ	Guaranteed by characterization

Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID91	T _{RESP1}	Response time, normal mode	—	—	110	ns	50-mV overdrive
SID258	T _{RESP2}	Response time, low power mode	—	—	200	ns	50-mV overdrive
SID92	T _{RESP3}	Response time, ultra low power mode (V _{DDD} ≥ 2.2 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C)	—	—	15	μs	200-mV overdrive

Temperature Sensor
Table 11. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	-5	±1	+5	°C	-40 to +85 °C

SAR ADC
Table 12. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID94	A_RES	Resolution	—	—	12	bits	
SID95	A_CHNIS_S	Number of channels - single ended	—	—	8		8 full speed
SID96	A-CHNKS_D	Number of channels - differential	—	—	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	—	—	—		Yes. Based on characterization
SID98	A_GAINERR	Gain error	—	—	±0.1	%	With external reference. Guaranteed by characterization
SID99	A_OFFSET	Input offset voltage	—	—	2	mV	Measured with 1-V V _{REF} . Guaranteed by characterization
SID100	A_ISAR	Current consumption	—	—	1	mA	
SID101	A_VINS	Input voltage range - single ended	V _{SS}	—	V _{DDA}	V	Based on device characterization
SID102	A_VIND	Input voltage range - differential	V _{SS}	—	V _{DDA}	V	Based on device characterization
SID103	A_INRES	Input resistance	—	—	2.2	kΩ	Based on device characterization
SID104	A_INCAP	Input capacitance	—	—	10	pF	Based on device characterization
SID106	A_PSRR	Power supply rejection ratio	70	—	—	dB	
SID107	A_CMRR	Common mode rejection ratio	66	—	—	dB	Measured at 1 V
SID111	A_INL	Integral non linearity	-1.7	—	+2	LSB	V _{DD} = 1.71 to 5.5, 806 ksps, V _{REF} = 1 to 5.5.
SID111A	A_INL	Integral non linearity	-1.5	—	+1.7	LSB	V _{DDD} = 1.71 to 3.6, 806 ksps, V _{REF} = 1.71 to V _{DDD} .

Table 12. SAR ADC DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID111B	A_INL	Integral non linearity	-1.5	—	+1.7	LSB	$V_{DDD} = 1.71 \text{ to } 5.5$, 500 ksps, $V_{REF} = 1 \text{ to } 5.5$.
SID112	A_DNL	Differential non linearity	-1	—	+2.2	LSB	$V_{DDD} = 1.71 \text{ to } 5.5$, 806 ksps, $V_{REF} = 1 \text{ to } 5.5$.
SID112A	A_DNL	Differential non linearity	-1	—	+2	LSB	$V_{DDD} = 1.71 \text{ to } 3.6$, 806 ksps, $V_{REF} = 1.71 \text{ to } V_{DDD}$.
SID112B	A_DNL	Differential non linearity	-1	—	+2.2	LSB	$V_{DDD} = 1.71 \text{ to } 5.5$, 500 ksps, $V_{REF} = 1 \text{ to } 5.5$.

Table 13. SAR ADC AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID108	A_SAMP_1	Sample rate with external reference bypass cap	—	—	806	ksps	
SID108A	A_SAMP_2	Sample rate with no bypass cap. Reference = V_{DD}	—	—	500	ksps	
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference	—	—	100	ksps	
SID109	A_SNDR	Signal-to-noise and distortion ratio (SINAD)	65	—	—	dB	$F_{IN} = 10 \text{ kHz}$
SID113	A_THD	Total harmonic distortion	—	—	-65	dB	$F_{IN} = 10 \text{ kHz}$.

Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 15. TCPWM Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	—	—	45	µA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	—	—	155	µA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	—	—	650	µA	All modes (TCPWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	—	—	Fc	MHz	Fc max = Fcpu. Maximum = 24 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	—	—	ns	Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	2/Fc	—	—	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	—	—	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	—	—	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	1/Fc	—	—	ns	Minimum pulse width between Quadrature phase inputs.

I²C

Table 16. Fixed I²C DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I _{I²C1}	Block current consumption at 100 kHz	—	—	50	µA	
SID150	I _{I²C2}	Block current consumption at 400 kHz	—	—	135	µA	
SID151	I _{I²C3}	Block current consumption at 1 Mbps	—	—	310	µA	
SID152	I _{I²C4}	I ² C enabled in Deep Sleep mode	—	—	1.4	µA	

Table 17. Fixed I²C AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F _{I²C1}	Bit rate	—	—	1	Mbps	

LCD Direct Drive

Table 18. LCD Direct Drive DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	—	5	—	µA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	—	500	5000	pF	Guaranteed by Design
SID156	LCD _{OFFSET}	Long-term segment offset	—	20	—	mV	
SID157	I _{LCDOP1}	PWM Mode current. 5-V bias. 24-MHz IMO. 25 °C	—	0.6	—	mA	32 × 4 segments. 50 Hz
SID158	I _{LCDOP2}	PWM Mode current. 3.3-V bias. 24-MHz IMO. 25 °C	—	0.5	—	mA	32 × 4 segments. 50 Hz

Voltage Monitors

Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID195	V_{LVI1}	$LVI_A/D_SEL[3:0] = 0000b$	1.71	1.75	1.79	V	
SID196	V_{LVI2}	$LVI_A/D_SEL[3:0] = 0001b$	1.76	1.80	1.85	V	
SID197	V_{LVI3}	$LVI_A/D_SEL[3:0] = 0010b$	1.85	1.90	1.95	V	
SID198	V_{LVI4}	$LVI_A/D_SEL[3:0] = 0011b$	1.95	2.00	2.05	V	
SID199	V_{LVI5}	$LVI_A/D_SEL[3:0] = 0100b$	2.05	2.10	2.15	V	
SID200	V_{LVI6}	$LVI_A/D_SEL[3:0] = 0101b$	2.15	2.20	2.26	V	
SID201	V_{LVI7}	$LVI_A/D_SEL[3:0] = 0110b$	2.24	2.30	2.36	V	
SID202	V_{LVI8}	$LVI_A/D_SEL[3:0] = 0111b$	2.34	2.40	2.46	V	
SID203	V_{LVI9}	$LVI_A/D_SEL[3:0] = 1000b$	2.44	2.50	2.56	V	
SID204	V_{LVI10}	$LVI_A/D_SEL[3:0] = 1001b$	2.54	2.60	2.67	V	
SID205	V_{LVI11}	$LVI_A/D_SEL[3:0] = 1010b$	2.63	2.70	2.77	V	
SID206	V_{LVI12}	$LVI_A/D_SEL[3:0] = 1011b$	2.73	2.80	2.87	V	
SID207	V_{LVI13}	$LVI_A/D_SEL[3:0] = 1100b$	2.83	2.90	2.97	V	
SID208	V_{LVI14}	$LVI_A/D_SEL[3:0] = 1101b$	2.93	3.00	3.08	V	
SID209	V_{LVI15}	$LVI_A/D_SEL[3:0] = 1110b$	3.12	3.20	3.28	V	
SID210	V_{LVI16}	$LVI_A/D_SEL[3:0] = 1111b$	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	–	–	100	µA	Guaranteed by characterization

Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID212	$T_{MONTRIP}$	Voltage monitor trip time	–	–	1	µs	Guaranteed by characterization

SWD Interface

Table 32. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	$F_{SWDCLK1}$	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	14	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID214	$F_{SWDCLK2}$	$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	7	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID215	T_{SWDI_SETUP}	$T = 1/f_{SWDCLK}$	$0.25*T$	–	–	ns	Guaranteed by characterization
SID216	T_{SWDI_HOLD}	$T = 1/f_{SWDCLK}$	$0.25*T$	–	–	ns	Guaranteed by characterization
SID217	T_{SWDO_VALID}	$T = 1/f_{SWDCLK}$	–	–	$0.5*T$	ns	Guaranteed by characterization
SID217A	T_{SWDO_HOLD}	$T = 1/f_{SWDCLK}$	1	–	–	ns	Guaranteed by characterization

Table 38. Block Specs

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID257	T_{WS24}^*	Number of wait states at 24 MHz	0	—	—		CPU execution from Flash. Guaranteed by characterization
SID260	V_{REFSAR}	Trimmed internal reference to SAR	-1	—	+1	%	Percentage of V_{bg} (1.024 V). Guaranteed by characterization
SID262	$T_{CLKSWITCH}$	Clock switching from clk1 to clk2 in clk1 periods	3	—	4	Periods	Guaranteed by design

* Tws24 is guaranteed by Design

Ordering Information

The PSoC 4100 part numbers and features are listed in the following table.

Table 39. PSoC 4100 Family Ordering Information

Family	MPN	Features												Package			
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	UDB	Op-amp (CTBm)	CapSense	Direct LCD Drive	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	GPIO	28-SSOP	35-WLCSP	40-QFN	44-TQFP
4100	CY8C4124PVI-432	24	16	4	-	1	-	-	806 kspS	2	4	2	24	✓			
	CY8C4124PVI-442	24	16	4	-	1	✓	✓	806 kspS	2	4	2	24	✓			
	CY8C4124PVQ-432	24	16	4	-	1	-	-	806 kspS	2	4	2	24	✓			
	CY8C4124PVQ-442	24	16	4	-	1	✓	✓	806 kspS	2	4	2	24	✓			
	CY8C4124FNI-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	31		✓		
	CY8C4124LQI-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	34			✓	
	CY8C4124AXI-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	36				✓
	CY8C4124LQQ-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	34			✓	
	CY8C4124AXQ-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	36				✓
	CY8C4124AZI-443	24	16	4	-	2	✓	✓	806 kspS	2	4	2	36				✓
	CY8C4125AXI-473	24	32	4	-	2	-	-	806 kspS	2	4	2	36				✓
	CY8C4125AXQ-473	24	32	4	-	2	-	-	806 kspS	2	4	2	36				✓
	CY8C4125AZI-473	24	32	4	-	2	-	-	806 kspS	2	4	2	36				✓
	CY8C4125PVI-482	24	32	4	-	1	✓	✓	806 kspS	2	4	2	24	✓			
	CY8C4125PVQ-482	24	32	4	-	1	✓	✓	806 kspS	2	4	2	24	✓			
	CY8C4125FNI-483(T)	24	32	4	-	2	✓	✓	806 kspS	2	4	2	31		✓		
	CY8C4125LQI-483	24	32	4	-	2	✓	✓	806 kspS	2	4	2	34			✓	
	CY8C4125AXI-483	24	32	4	-	2	✓	✓	806 kspS	2	4	2	36				✓
	CY8C4125LQQ-483	24	32	4	-	2	✓	✓	806 kspS	2	4	2	34			✓	
	CY8C4125AXQ-483	24	32	4	-	2	✓	✓	806 kspS	2	4	2	36				✓
	CY8C4125AZI-483	24	32	4	-	2	✓	✓	806 kspS	2	4	2	36				✓

Packaging

Table 40. Package Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Units
T _A	Operating ambient temperature		-40	25.00	105	°C
T _J	Operating junction temperature		-40	-	125	°C
T _{JA}	Package θ _{JA} (28-pin SSOP)		-	66.58	-	°C/Watt
T _{JA}	Package θ _{JA} (35-ball WLCSP)		-	28.00	-	°C/Watt
T _{JA}	Package θ _{JA} (40-pin QFN)		-	15.34	-	°C/Watt
T _{JA}	Package θ _{JA} (44-pin TQFP)		-	57.16	-	°C/Watt
T _{JA}	Package θ _{JA} (48-pin TQFP)		-	67.30	-	°C/Watt
T _{JC}	Package θ _{JC} (28-pin SSOP)		-	26.28	-	°C/Watt
T _{JC}	Package θ _{JC} (35-ball WLCSP)		-	00.40	-	°C/Watt
T _{JC}	Package θ _{JC} (40-pin QFN)		-	2.50	-	°C/Watt
T _{JC}	Package θ _{JC} (44-pin TQFP)		-	17.47	-	°C/Watt
T _{JC}	Package θ _{JC} (48-pin TQFP)		-	27.60	-	°C/Watt

Table 41. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
28-pin SSOP	260 °C	30 seconds
35-ball WLCSP	260 °C	30 seconds
40-pin QFN	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds
48-pin TQFP	260 °C	30 seconds

Table 42. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
28-pin SSOP	MSL 3
35-ball WLCSP	MSL 3
40-pin QFN	MSL 3
44-pin TQFP	MSL 3
48-pin TQFP	MSL 3

PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints are on the Cypress web site at http://www.cypress.com/cad-resources/psoc-4-cad-libraries?source=search&cat=technical_documents.

Figure 19. 48-Pin TQFP Package Outline




Table 43. Acronyms Used in this Document (continued)

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC®	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 43. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBio	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Conventions

Units of Measure

Table 44. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.