



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	8MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	•
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at90s8515-8ai

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.

Figure 2. Oscillator Connections



- Note: When using the MCU oscillator as a clock for an external device, an HC buffer should be connected as indicated in the figure.
- Figure 3. External Clock Drive Configuration









A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

8

AT90S8515



Figure 5. Memory Maps



A 16-bit data address is contained in the 16 LSBs of a 2-word instruction. Rd/Rr specify the destination or source register.





Operand address is the result of the Y- or Z-register contents added to the address contained in six bits of the instruction word.

Figure 14. Data Indirect Addressing



Operand address is the contents of the X-, Y-, or the Z-register.

Figure 15. Data Indirect Addressing with Pre-decrement





Data Indirect with Displacement

Data Indirect

Data Indirect with Pre-

decrement

Figure

AIMEL

Reset and Interrupt Handling

The AT90S8515 provides 12 different interrupt sources. These interrupts and the separate reset vector each have a separate program vector in the program memory space. All interrupts are assigned individual enable bits that must be set (one) together with the I-bit in the Status Register in order to enable the interrupt.

The lowest addresses in the program memory space are automatically defined as the Reset and Interrupt vectors. The complete list of vectors is shown in Table 2. The list also determines the priority levels of the different interrupts. The lower the address, the higher the priority level. RESET has the highest priority, and next is INTO (the External Interrupt Request 0), etc.

Vector No.	Program Address	Source	Interrupt Definition
	\$000	DEOET	External Reset, Power-on Reset and
1	\$000	RESET	watchdog Reset
2	\$001	INT0	External Interrupt Request 0
3	\$002	INT1	External Interrupt Request 1
4	\$003	TIMER1 CAPT	Timer/Counter1 Capture Event
5	\$004	TIMER1 COMPA	Timer/Counter1 Compare Match A
6	\$005	TIMER1 COMPB	Timer/Counter1 Compare Match B
7	\$006	TIMER1 OVF	Timer/Counter1 Overflow
8	\$007	TIMER0, OVF	Timer/Counter0 Overflow
9	\$008	SPI, STC	Serial Transfer Complete
10	\$009	UART, RX	UART, Rx Complete
11	\$00A	UART, UDRE	UART Data Register Empty
12	\$00B	UART, TX	UART, Tx Complete
13	\$00C	ANA_COMP	Analog Comparator

Table 2. Reset and Interrupt Vectors

The most typical and general program setup for the Reset and Interrupt vector addresses are:

5
ndler
2



interrupt. Some of the interrupt flags can also be cleared by writing a logical "1" to the flag bit position(s) to be cleared.

If an interrupt condition occurs when the corresponding interrupt enable bit is cleared (zero), the interrupt flag will be set and remembered until the interrupt is enabled or the flag is cleared by software.

If one or more interrupt conditions occur when the global interrupt enable bit is cleared (zero), the corresponding interrupt flag(s) will be set and remembered until the global interrupt enable bit is set (one) and will be executed by order of priority.

Note that external level interrupt does not have a flag and will only be remembered for as long as the interrupt condition is active.

General Interrupt Mask Register – GIMSK



Bit 7 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising or falling edge of the INT1 pin or is level-sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from program memory address \$002. See also "External Interrupts".

• Bit 6 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising or falling edge of the INT0 pin or is level-sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from program memory address \$001. See also "External Interrupts".

• Bits 5..0 - Res: Reserved Bits

These bits are reserved bits in the AT90S8515 and always read as zero.

General Interrupt Flag Register – GIFR



• Bit 7 – INTF1: External Interrupt Flag1

When an edge on the INT1 pin triggers an interrupt request, the corresponding interrupt flag, INTF1 becomes set (one). If the I-bit in SREG and the corresponding interrupt enable bit, INT1 in GIMSK is set (one), the MCU will jump to the interrupt vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical "1" to it. This flag is always cleared when INT1 is configured as level interrupt.

• Bit 6 – INTF0: External Interrupt Flag0

When an edge on the INT0 pin triggers an interrupt request, the corresponding interrupt flag, INTF0, becomes set (one). If the I-bit in SREG and the corresponding interrupt enable bit, INT0 in GIMSK are set (one), the MCU will jump to the interrupt vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag is cleared by writing a logical "1" to it. This flag is always cleared when INT0 is configured as level interrupt.

Bits 5..0 – Res: Reserved Bits

These bits are reserved bits in the AT90S8515 and always read as zero.

Timer/Counter Interrupt Mask Register – TIMSK

Bit	7	6	5	4	3	2	1	0	
\$39 (\$59)	TOIE1	OCIE1A	OCIE1B	-	TICIE1	-	TOIE0	-	TIMSK
Read/Write	R/W	R/W	R/W	R	R/W	R	R/W	R	-
Initial Value	0	0	0	0	0	0	0	0	

Bit 7 – TOIE1: Timer/Counter1 Overflow Interrupt Enable

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Overflow interrupt is enabled. The corresponding interrupt (at vector \$006) is executed if an overflow in Timer/Counter1 occurs, i.e., when the TOV1 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 6 – OCE1A: Timer/Counter1 Output CompareA Match Interrupt Enable

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 CompareA Match interrupt is enabled. The corresponding interrupt (at vector \$004) is executed if a CompareA match in Timer/Counter1 occurs, i.e., when the OCF1A bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 5 – OCIE1B: Timer/Counter1 Output CompareB Match Interrupt Enable

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 CompareB Match interrupt is enabled. The corresponding interrupt (at vector \$005) is executed if a CompareB match in Timer/Counter1 occurs, i.e., when the OCF1B bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 4 – Res: Reserved Bit

This bit is a reserved bit in the AT90S8515 and always reads zero.

• Bit 3 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Input Capture Event interrupt is enabled. The corresponding interrupt (at vector \$003) is executed if a capture-triggering event occurs on pin 31, ICP, i.e., when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 2 - Res: Reserved Bit

This bit is a reserved bit in the AT90S8515 and always reads zero.

• Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt (at vector \$007) is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register (TIFR).

• Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the AT90S8515 and always reads zero.



AT90S8515

External Interrupts The external interrupts are triggered by the INT1 and INT0 pins. Observe that, if enabled, the interrupts will trigger even if the INT0/INT1 pins are configured as outputs. This feature provides a way of generating a software interrupt. The external interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the MCU Control Register (MCUCR). When the external interrupt is enabled and is configured as level-triggered, the interrupt will trigger as long as the pin is held low.

The external interrupts are set up as described in the specification for the MCU Control Register (MCUCR).

Interrupt Response Time The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. Four clock cycles after the interrupt flag has been set, the program vector address for the actual interrupt handling routine is executed. During this 4-clock-cycle period, the Program Counter (2 bytes) is pushed onto the stack and the Stack Pointer is decremented by 2. The vector is normally a relative jump to the interrupt routine, and this jump takes two clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served.

A return from an interrupt handling routine (same as for a subroutine call routine) takes four clock cycles. During these four clock cycles, the Program Counter (2 bytes) is popped back from the stack, the Stack Pointer is incremented by 2 and the I-flag in SREG is set. When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the Status Register (SREG) is not handled by the AVR hardware, for neither interrupts nor subroutines. For the interrupt handling routines requiring a storage of the SREG, this must be performed by user software.

For interrupts triggered by events that can remain static (e.g., the Output Compare Register1 A matching the value of Timer/Counter1), the interrupt flag is set when the event occurs. If the interrupt flag is cleared and the interrupt condition persists, the flag will not be set until the event occurs the next time. Note that an external level interrupt will only be remembered for as long as the interrupt condition is active.

MCU Control Register – T MCUCR

The MCU Control Register contains control bits for general MCU functions.

Bit	7	6	5	4	3	2	1	0	
\$35 (\$55)	SRE	SRW	SE	SM	ISC11	ISC10	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – SRE: External SRAM Enable

When the SRE bit is set (one), the external data SRAM is enabled and the pin functions AD0 - 7 (Port A), A8 - 15 (Port C), $\overline{\text{WR}}$ and $\overline{\text{RD}}$ (Port D) are activated as the alternate pin functions. Then the SRE bit overrides any pin direction settings in the respective data direction registers. See "SRAM Data Memory – Internal and External" on page 12 for a description of the external SRAM pin functions. When the SRE bit is cleared (zero), the external data SRAM is disabled and the normal pin and data direction settings are used.

• Bit 6 – SRW: External SRAM Wait State

When the SRW bit is set (one), a one-cycle wait state is inserted in the external data SRAM access cycle. When the SRW bit is cleared (zero), the external data SRAM access is executed with the normal three-cycle scheme. See Figure 43 and Figure 44.



AIMEL

The TEMP register is also used when accessing TCNT1, OCR1A and OCR1B. If the main program and interrupt routines perform access to registers using TEMP, interrupts must be disabled during access from the main program (and from interrupt routines if interrupts are allowed from within interrupt routines).

Timer/Counter1 in PWM Mode When the PWM mode is selected, Timer/Counter1, the Output Compare Register1A (OCR1A) and the Output Compare Register1B (OCR1B) form a dual 8-, 9- or 10-bit, free-running, glitch-free and phase-correct PWM with outputs on the PD5(OC1A) and OC1B pins. Timer/Counter1 acts as an up/down counter, counting up from \$0000 to TOP (see Table 11), where it turns and counts down again to zero before the cycle is repeated. When the counter value matches the contents of the 10 least significant bits of OCR1A or OCR1B, the PD5(OC1A)/OC1B pins are set or cleared according to the settings of the COM1A1/COM1A0 or COM1B1/COM1B0 bits in the Timer/Counter1 Control Register (TCCR1A). Refer to Table 12 for details.

Table 11. T	Timer TOP '	Values and	PWM	Frequency
-------------	-------------	------------	-----	-----------

PWM Resolution	Timer TOP Value	Frequency
8-bit	\$00FF (255)	f _{TCK1} /510
9-bit	\$01FF (511)	f _{тск1} /1022
10-bit	\$03FF(1023)	f _{тск1} /2046

Table 12. Compare1 Mode Select in PWM Mode

0 0 Not connected 0 1 Not connected	
0 1 Not connected	
1 0 Cleared on compare match, up-counting. Set on compare match of down-counting (non-inverted PWM).	:h,
1 1 Cleared on compare match, down-counting. Set on compare m up-counting (inverted PWM).	atch,

Note: X = A or B

Note that in the PWM mode, the 10 least significant OCR1A/OCR1B bits, when written, are transferred to a temporary location. They are latched when Timer/Counter1 reaches the value TOP. This prevents the occurrence of odd-length PWM pulses (glitches) in the event of an unsynchronized OCR1A/OCR1B write. See Figure 32 for an example.





When the OCR1 contains \$0000 or TOP, the output OC1A/OC1B is updated to low or high on the next compare match according to the settings of COM1A1/COM1A0 or COM1B1/COM1B0. This is shown in Table 13.

Note: If the compare register contains TOP value and the prescaler is not in use (CS12..CS10 = 001), the PWM output will not produce any pulse at all, because up-counting and down-counting values are reached simultaneously. When the prescaler is in use (CS12..CS10 \neq 001 or 000), the PWM output goes active when the counter reaches the TOP value; but the down-counting compare match is not interpreted to be reached before the next time the counter reaches the TOP value, making a one-period PWM pulse.

COM1X1	COM1X0	OCR1X	Output OC1X
1	0	\$0000	L
1	0	TOP	Н
1	1	\$0000	Н
1	1	ТОР	L

Table 13. PWM Outputs OCR1X = \$0000 or TOP

recently written value always will read out of OCR1A/B.

Note: X = A or B

In PWM mode, the Timer Overflow Flag1 (TOV1) is set when the counter advances from \$0000. Timer Overflow Interrupt1 operates exactly as in normal Timer/Counter mode, i.e., it is executed when TOV1 is set, provided that Timer Overflow Interrupt1 and global interrupts are enabled. This also applies to the Timer Output Compare1 flags and interrupts.



During the time between the write and the latch operation, a read from OCR1A or OCR1B will read the contents of the temporary location. This means that the most

Serial Peripheral Interface – SPI

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the AT90S8515 and peripheral devices or between several AVR devices. The AT90S8515 SPI features include the following:

- Full-duplex, 3-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates
- End-of-Transmission Interrupt Flag
- Write Collision Flag Protection
- Wake-up from Idle Mode (Slave Mode Only)

Figure 34. SPI Block Diagram



The interconnection between master and slave CPUs with SPI is shown in Figure 35. The PB7(SCK) pin is the clock output in the Master Mode and is the clock input in the Slave Mode. Writing to the SPI Data Register of the master CPU starts the SPI clock generator and the data written shifts out of the PB5(MOSI) pin and into the PB5(MOSI) pin of the slave CPU. After shifting one byte, the SPI clock generator stops, setting the end-of-transmission flag (SPIF). If the SPI interrupt enable bit (SPIE) in the SPCR register is set, an interrupt is requested. The Slave Select input, PB4(SS), is set low to select an individual slave SPI device. The two shift registers in the master and the slave can be considered as one distributed 16-bit circular shift register. This is shown in Figure 35. When data is shifted from the master to the slave, data is also shifted in the opposite direction, simultaneously. This means that during one shift cycle, data in the master and the slave are interchanged.



If the 10(11)-bit Transmitter shift register is empty, data is transferred from UDR to the shift register. At this time the UDRE (UART Data Register Empty) bit in the UART Status Register, USR, is set. When this bit is set (one), the UART is ready to receive the next character. At the same time as the data is transferred from UDR to the 10(11)-bit shift register, bit 0 of the shift register is cleared (start bit) and bit 9 or 10 is set (stop bit). If 9-bit data word is selected (the CHR9 bit in the UART Control Register, UCR is set), the TXB8 bit in UCR is transferred to bit 9 in the Transmit shift register.

On the baud rate clock following the transfer operation to the shift register, the start bit is shifted out on the TXD pin. Then follows the data, LSB first. When the stop bit has been shifted out, the shift register is loaded if any new data has been written to the UDR during the transmission. During loading, UDRE is set. If there is no new data in the UDR register to send when the stop bit is shifted out, the UDRE flag will remain set until UDR is written again. When no new data has been written and the stop bit has been present on TXD for one bit length, the TX Complete flag (TXC) in USR is set.

The TXEN bit in UCR enables the UART Transmitter when set (one). When this bit is cleared (zero), the PD1 pin can be used for general I/O. When TXEN is set, the UART Transmitter will be connected to PD1, which is forced to be an output pin regardless of the setting of the DDD1 bit in DDRD.

Data Reception Figure 39 shows a block diagram of the UART Receiver.





Analog Comparator

The Analog Comparator compares the input values on the positive input PB2 (AIN0) and negative input PB3 (AIN1). When the voltage on the positive input PB2 (AIN0) is higher than the voltage on the negative input PB3 (AIN1), the Analog Comparator Output (ACO) is set (one). The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 41.





Analog Comparator Control and Status Register – ACSR

Bit	7	6	5	4	3	2	1	0	
\$08 (\$28)	ACD	-	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	N/A	0	0	0	0	0	

• Bit 7 – ACD: Analog Comparator Disable

When this bit is set (one), the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in active and idle mode. When changing the ACD bit, the Analog Comparator interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

• Bit 6 - Res: Reserved Bit

This bit is a reserved bit in the AT90S8515 and will always read as zero.

Bit 5 – ACO: Analog Comparator Output

ACO is directly connected to the comparator output.

• Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set (one) when a comparator output event triggers the interrupt mode defined by ACI1 and ACI0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set (one) and the I-bit in SREG is set (one). ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logical "1" to the flag. Observe however, that if another bit in this register is modified







Figure 55. Port D Schematic Diagram (Pins PD2 and PD3)





Parallel Programming Characteristics





Table 30.	Parallel Programming	Characteristics,	$T_A = 25^{\circ}C \pm$	10%, V _{CC} = 5	V ± 10%
-----------	----------------------	------------------	-------------------------	--------------------------	---------

Symbol	Parameter	Min	Тур	Max	Units
V _{PP}	Programming Enable Voltage	11.5		12.5	V
I _{PP}	Programming Enable Current			250.0	μA
t _{DVXH}	Data and Control Setup before XTAL1 High	67.0			ns
t _{XHXL}	XTAL1 Pulse Width High	67.0			ns
t _{XLDX}	Data and Control Hold after XTAL1 Low	67.0			ns
t _{XLWL}	XTAL1 Low to WR Low	67.0			ns
t _{BVWL}	BS Valid to WR Low	67.0			ns
t _{RHBX}	BS Hold after RDY/BSY High	67.0			ns
t _{wLWH}	WR Pulse Width Low ⁽¹⁾	67.0			ns
t _{WHRL}	WR High to RDY/BSY Low ⁽²⁾		20.0		ns
t _{wLRH}	WR Low to RDY/BSY High ⁽²⁾	0.5	0.7	0.9	ms
t _{XLOL}	XTAL1 Low to OE Low	67.0			ns
t _{OLDV}	OE Low to DATA Valid		20.0		ns
t _{OHDZ}	OE High to DATA Tri-stated			20.0	ns
t _{WLWH_CE}	WR Pulse Width Low for Chip Erase	5.0	10.0	15.0	ms
t _{WLWH_PFB}	WR Pulse Width Low for Programming the Fuse Bits	1.0	1.5	1.8	ms

Notes: 1. Use t_{WLWH_CE} for Chip Erase and t_{WLWH_PFB} for programming the Fuse bits.
2. If t_{WLWH} is held longer than t_{WLRH}, no RDY/BSY pulse will be seen.



Serial Programming Characteristics





Table 33. Serial Programming Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{CC} = 2.7V - 6.0V$ (unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency ($V_{CC} = 2.7 - 4.0V$)	0		4.0	MHz
t _{CLCL}	Oscillator Period ($V_{CC} = 2.7 - 4.0V$)	250.0			ns
1/t _{CLCL}	Oscillator Frequency ($V_{CC} = 4.0 - 6.0V$)	0		8.0	MHz
t _{CLCL}	Oscillator Period ($V_{CC} = 4.0 - 6.0V$)	125.0			ns
t _{SHSL}	SCK Pulse Width High	2.0 t _{CLCL}			ns
t _{SLSH}	SCK Pulse Width Low	2.0 t _{CLCL}			ns
t _{ovsH}	MOSI Setup to SCK High	t _{CLCL}			ns
t _{SHOX}	MOSI Hold after SCK High	2.0 t _{CLCL}			ns
t _{SLIV}	SCK Low to MISO Valid	10.0	16.0	32.0	ns

Table 34. Minimum Wait Delay after the Chip Erase Instruction

Symbol	3.2V	3.6V	4.0V	5.0V
t _{wd_erase}	18 ms	14 ms	12 ms	8 ms

Table 35. Minimum Wait Delay after Writing a Flash or EEPROM Location

Symbol	3.2V	3.6V	4.0V	5.0V
t _{wD_PROG}	9 ms	7 ms	6 ms	4 ms





Electrical Characteristics

Absolute Maximum Ratings*

Operating Temperature55°C to +125°C	;
Storage Temperature65°C to +150°C	;
Voltage on Any Pin except $\overrightarrow{\text{RESET}}$ with Respect to Ground1.0V to V _{CC} + 0.5V	/
Voltage on RESET with Respect to Ground1.0V to +13.0V	1
Maximum Operating Voltage 6.6V	1
DC Current per I/O Pin 40.0 mA	•
DC Current V_{CC} and GND Pins 200.0 mA	•

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$T_{A} = -40^{\circ}C$ to $85^{\circ}C$. $V_{OO} = 2.7V$ to $6.0V$	(unless otherwise noted)
$T_A = +0.0100000, v_{CC} = 2.7 \times 1000000$	(unicos outorwise notes)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IL}	Input Low Voltage	(Except XTAL1)	-0.5		$0.3 V_{\rm CC}{}^{(1)}$	V
V _{IL1}	Input Low Voltage	(XTAL1)	-0.5		$0.2 V_{\rm CC}{}^{(1)}$	V
V _{IH}	Input High Voltage	(Except XTAL1, RESET)	0.6 V _{CC} ⁽²⁾		V _{CC} + 0.5	V
V _{IH1}	Input High Voltage	(XTAL1)	0.8 V _{CC} ⁽²⁾		V _{CC} + 0.5	V
V _{IH2}	Input High Voltage	(RESET)	0.9 V _{CC} ⁽²⁾		V _{CC} + 0.5	V
V _{OL}	Output Low Voltage ⁽³⁾ (Ports A, B, C, D)	$I_{OL} = 20 \text{ mA}, V_{CC} = 5V$ $I_{OL} = 10 \text{ mA}, V_{CC} = 3V$			0.6 0.5	V V
V _{OH}	Output High Voltage ⁽⁴⁾ (Ports A, B, C, D)	$I_{OH} = -3 \text{ mA}, V_{CC} = 5V$ $I_{OH} = -1.5 \text{ mA}, V_{CC} = 3V$	4.2 2.3			V V
IIL	Input Leakage Current I/O Pin	V _{CC} = 6V, pin low (absolute value)			8.0	μA
I _{IH}	Input Leakage Current I/O Pin	V _{CC} = 6V, pin high (absolute value)			980.0	nA
RRST	Reset Pull-up Resistor		100.0		500.0	kΩ
R _{I/O}	I/O Pin Pull-up Resistor		35.0		120.0	kΩ
	Power Supply Current	Active Mode, $V_{CC} = 3V$, 4 MHz			3.0	mA
1		Idle Mode V_{CC} = 3V, 4 MHz			1.2	mA
CC	Power-down mode ⁽⁵⁾	WDT enabled, $V_{CC} = 3V$		9.0	15.0	μA
		WDT disabled, $V_{CC} = 3V$		<1.0	2.0	μA
V _{ACIO}	Analog Comparator Input Offset Voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$			40.0	mV
I _{ACLK}	Analog Comparator Input Leakage Current	$V_{CC} = \frac{5V}{V_{in} = V_{CC}/2}$	-50.0		50.0	nA
t _{ACPD}	Analog Comparator Propagation Delay	$V_{CC} = 2.7V$ $V_{CC} = 4.0V$		750.0 500.0		ns

90 AT90S8515



External Clock Drive Waveforms

Figure 67. External Clock



Table 36. External Clock Drive

		V _{CC} = 2.7V to 4.0V		V _{CC} = 4.0V to 6.0V		
Symbol	Parameter	Min	Max	Min Max		Units
1/t _{CLCL}	Oscillator Frequency	0	4.0	0	8.0	MHz
t _{CLCL}	Clock Period	250.0		125.0		ns
t _{CHCX}	High Time	100.0		50.0		ns
t _{CLCX}	Low Time	100.0		50.0		ns
t _{CLCH}	Rise Time		1.6		0.5	μs
t _{CHCL}	Fall Time		1.6	0.5		μs

Note: See "External Data Memory Timing" for a description of how the duty cycle influences the timing for the external data memory.

Figure 68. External RAM Timing



Note: Clock cycle T3 is only present when external SRAM wait state is enabled.



Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	# Clocks	
ARITHMETIC AND LOGIC INSTRUCTIONS						
ADD	Rd, Rr	Add Two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1	
ADC	Rd, Rr	Add with Carry Two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1	
ADIW	Rdl, K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract Two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1	
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1	
SBC	Rd, Rr	Subtract with Carry Two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1	
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1	
SBIW	Rdl, K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1	
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd ullet K$	Z,N,V	1	
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1	
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1	
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1	
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1	
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1	
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1	
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1	
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1	
DEC	Rd	Decrement	$Rd \leftarrow Rd$ - 1	Z,N,V	1	
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1	
CLR	Rd	Clear Register	$Rd \gets Rd \oplus Rd$	Z,N,V	1	
SER	Rd	Set Register	$Rd \leftarrow FF$	None	1	
BRANCH INSTRU	JCTIONS	· • •				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2	
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2	
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3	
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3	
RET		Subroutine Return	$PC \leftarrow STACK$	None	4	
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4	
CPSE	Rd, Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3	
CP	Rd, Rr	Compare	Rd - Rr	Z,N,V,C,H	1	
CPC	Rd, Rr	Compare with Carry	Rd - Rr - C	Z,N,V,C,H	1	
CPI	Rd, K	Compare Register with Immediate	Rd - K	Z,N,V,C,H	1	
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b) = 1) PC \leftarrow PC + 2 or 3	None	1/2/3	
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC \leftarrow PC + k + 1	None	1/2	
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRGE	k	Branch if Greater or Equal Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2	
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1	None	1/2	
BRHS	k	Branch if Half-carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRHC	k	Branch if Half-carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRTS	 k	Branch if T-flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRTC	k	Branch if T-flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \neq PC $\pm k \pm 1$	None	1/2	
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 1)$ then PC \neq PC + $k + 1$	None	1/2	
BRIE	k	Branch if Interrunt Enabled	if $(l = 1)$ then PC \downarrow PC $\pm k \pm 1$	None	1/2	
BRID	k	Branch if Interrunt Disabled	if $(l = 0)$ then PC \leftarrow PC + k + 1	None	1/2	
					1/4	



44J

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Milimeters and (Inches)* JEDEC STANDARD MS-018 AC



*Controlling dimensions: Inches

