

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	75
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 20x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2138awjfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ltem	Function	Specification
Timer	Timer RA0	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RA1	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits (with 4 capture/compare registers) × 1
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits (with 4 capture/compare registers) × 2
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase waveforms
		(6 pins), sawtooth wave modulation), complementary PWM mode (output
		three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode
		(PWM output 2 pins with fixed period)
	Timer RF	8 hits x 1
		Output compare mode
	Timer RF	16 bits x 1
		Input capture mode (input capture circuit), output compare mode (output
		compare circuit)
	Timer RG	16 bits × 1
		Timer mode (input capture function, output compare function), PWM mode
		(output 1 pin), phase counting mode (available automatic measurement for the
0		counts of z-phase encoder)
Serial	UARTO, 1	2 channels
Interface		CIOCK SYNCHIONOUS SENALIZO, OART
	UARIZ	Clock synchronous sorial I/O, LIAPT, I <sup>2</sup> C, mode (I <sup>2</sup> C, hus), IE mode (IEhus)
		multiprocessor communication function
Synchronous S	Serial	
Communication	n   Init (SSI I)	
LIN Modulo		Hardwara LIN: 2 (timer BA0, timer BA1, LIABTO, LIABTA)
		Aduwale Lin. 2 (liner RAO, liner RAT, OARTO, OARTO)
		10 hit resolution w 20 shannels includes seems and hold function with sween
A/D Converter		no-bit resolution x 20 channels, includes sample and hold function, with sweep
Elach Momory		• Programming and oracure voltage: $VCC = 2.7$ to 5.5 V
Flash wellory		<ul> <li>Programming and erasure voltage. VCC = 2.7 to 5.5 V</li> <li>Dragramming and erasure and graphic 10,000 times (data flesh)</li> </ul>
		• Programming and erasure endurance. 10,000 times (data hash)
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
		Background operation (BGO) function (data flash)
Operating Frequency/Supply		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Voltage		
Current Consumption		Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Operating Amb	pient Temperature	-40 to 85°C (J version)
-		-40 to 125°C (K version) <sup>(1)</sup>
Package		80-pin LQFP
		Package code: PLQP0080KB-A (previous code: 80P6Q-A)

Specifications for R8C/38W Group (2) Table 1.2

Note: 1. Specify the K version if K version functions are to be used.

Item	Function	Specification
Timer	Timer RA0	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RA1	8 bits (with 8-bit prescaler) × 1 Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits (with 8-bit prescaler) × 1 Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits (with 4 capture/compare registers) × 1 Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits (with 4 capture/compare registers) × 2
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase waveforms
		(6 pins), sawtooth wave modulation), complementary PWM mode (output
		three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode
		(PWM output 2 pins with fixed period)
	Timer RE	8 bits × 1 Output compare mode
	Timer RF	16 bits × 1
		Input capture mode (input capture circuit), output compare mode (output compare circuit)
	Timer RG	16 bits × 1 Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)
Serial Interface	UART0, 1	2 channels Clock synchronous serial I/O, UART
	UART2	1 channel
		Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEbus), multiprocessor communication function
Synchronous S	Serial	1 channel
Communication	n Unit (SSU)	
LIN Module		Hardware LIN: 2 (timer RA0, timer RA1, UART0, UART1)
A/D Converter		10-bit resolution $\times$ 20 channels, includes sample and hold function, with sweep mode
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		<ul> <li>Programming and erasure endurance: 100 times (program ROM)</li> </ul>
		<ul> <li>Program security: ROM code protect, ID code check</li> </ul>
		<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Free Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Current Consumption		Tvp. 7 mA (VCC = 5.0 V. f(XIN) = 20 MHz)
Operating Amb	pient Temperature	-40 to 85°C (J version)
		-40 to 125°C (K version) <sup>(1)</sup>
Package		80-pin LQFP
-		Package code: PLQP0080KB-A (previous code: 80P6Q-A)

RENESAS

Specifications for R8C/38Z Group (2) Table 1.8

Note: 1. Specify the K version if K version functions are to be used.





Product List for R8C/38W Group

### 1.2 Product List

Table 1.9

Table 1.9 lists Product List for R8C/38W Group, Table 1.10 lists Product List for R8C/38X Group, Table 1.11 lists Product List for R8C/38Y Group, and Table 1.12 lists Product List for R8C/38Z Group.

Part No	ROM Capacity		RAM	Packago Typo	Pomarka
Fait NO.	Program ROM	Data flash	Capacity	гаскаде туре	Remarks
R5F21388WJFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	J version
R5F2138AWJFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2138CWJFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F21388WKFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	K version
R5F2138AWKFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2138CWKFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	



F: Flash memory

Renesas semiconductor

Renesas MCU



#### Current of Nov 2010

## 1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

Item	Pin Name	I/O Type	Description	
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pir	
Analog power supply input	AVCC, AVSS	Ι	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.	
Reset input	RESET	l	Input "L" on this pin resets the MCU.	
MODE	MODE	Ι	Connect this pin to VCC via a resistor.	
XIN clock input	XIN	Ι	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between	
XIN clock output	XOUT	I/O	to the XOUT pin and leave the XIN pin open.	
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.	
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins	
Timer RA0	TRAIO0, TRAIO1	I/O	Timer RA I/O pin	
Timer RA1	TRAO0, TRAO1	0	Timer RA output pin	
Timer RB	TRBO	0	Timer RB output pin	
Timer RC	TRCCLK	Ι	External clock input pin	
	TRCTRG	I	External trigger input pin	
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins	
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins	
	TRDCLK	I	External clock input pin	
Timer RE	TREO	0	Divided clock output pin	
Timer RF	TRFO00, TRFO10, TRFO01, TRFO11, TRFO02, TRFO12	0	Timer RF output pins.	
	TRFI		Timer RF input pin.	
Timer RG	TRGIOA, TRGIOB	I/O	Timer RG I/O ports.	
	TRGCLKA, TRGCLKB	I	External clock input pins.	
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins	
	RXD0, RXD1, RXD2	I	Serial data input pins	
	TXD0, TXD1, TXD2	0	Serial data output pins	
	CTS2	I	Transmission control input pin	
	RTS2	0	Reception control output pin	
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin	
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin	
SSU	SSI	I/O	Data I/O pin	
	SCS	I/O	Chip-select signal I/O pin	
	SSCK	I/O	Clock I/O pin	
	SSO	I/O	Data I/O pin	

I: Input O: Output I/O: Input and output Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



# 3. Memory

## 3.1 R8C/38W Group

Figure 3.1 is a Memory Map of R8C/38W Group. The R8C/38W Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



RENESAS

Figure 3.1 Memory Map of R8C/38W Group



## 3.2 R8C/38X Group

Figure 3.2 is a Memory Map of R8C/38X Group. The R8C/38X Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.







### 3.3 R8C/38Y Group

Figure 3.3 is a Memory Map of R8C/38Y Group. The R8C/38Y Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.3 Memory Map of R8C/38Y Group



### 3.4 R8C/38Z Group

Figure 3.4 is a Memory Map of R8C/38Z Group. The R8C/38Z Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.







Address	Register	Symbol	After reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2072h			XXh
20721			
2073h			XXN
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2078h	DTC Control Data 7	DTCD7	XXh
2070h	DIC Control Data /	DICDI	
20790			AA0
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Fh			XXh
2C7Eh			XXh
207111	DTC Control Data 9	DTCD8	
20800	DTC CONTOL DATA 8	DICD8	
2C81h			XXN
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
20001			XXh
200711		DTODO	
2088h	DIC Control Data 9	DICD9	XXN
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2005h			XXh
2000			
208FN		DTODIO	XXN
2C90h	DIC Control Data 10	DICD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C05h			XXh
2030h			XXII XXb
209011			
2C97h			XXN
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
20000			XXh
20301			VVb
20951			
209Fh		DTOD (A	7.XU
2CA0h	DIC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
20/141			YYh
20401			
20A6N			
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2000			XXh
ZCADN			
2CAEh			XXh
2CAFh			XXh

SFR Information (10)<sup>(1)</sup> Table 4.10



Address	Register	Symbol	After reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2004h			XXh
200011			
20007			
2CB/h			XXn
2CB8h	DIC Control Data 15	DICD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2000h			XXh
2000h			XXh
2007h	DTC Control Data 17	DTCD17	XXII XXb
2000h		DIGDIT	XXh
200911			
200All			
2000h			
2000h			
20000			
2CCEh			XXn
2CCFh		DTOD ( 0	XXh
2CD0h	DIC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CF0h	DTC Control Data 20	DTCD20	XXh
2CF1h			XXh
20E2h			XXh
20E20			XXh
20130			XXh
201411			YYh
20201			
20E/N	DTO Constant Data 04	DTOD04	
20E8h	DIC Control Data 21	DTCD21	AAN VVL
2CE9h			XXN
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

SFR Information (11)<sup>(1)</sup> Table 4.11



Table 4.12	SFR Information (12) <sup>(1)</sup>	
------------	-------------------------------------	--

Address	Register	Symbol	After reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CE2h			XXh
2012h			YVh
201311			
20F40			
2CF5h			XXn
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CEDh			XXh
2CEEh			XXh
201 Ell			XXh
20FFII 2D00h			AAII
2D000			
2D01h			l
:		0.01/10.0	1.224
2E00h	CANU Malibox 0: Message ID	COMB0	XXN
2E01h			XXh
2E02h			XXh
2E03h			XXh
2E04h		1	
2E05h	CAN0 Mailbox 0: Data length	1	XXh
2E06h	CAN0 Mailbox 0: Data field	1	XXh
2E07h			XXh
2E08h			XXh
2E00h			XXh
2E00h			XXh
2E0Rh			XXh
ZEUBII			XXh
2EUCh			XXh
2EUDn			204
2E0Eh	CANU Mailbox 0: Time stamp		XXh
2E0Fh			XXh
2E10h	CAN0 Mailbox 1: Message ID	C0MB1	XXh
2E11h			XXh
2E12h			XXh
2E13h			XXh
2E14h			
2E15h	CAN0 Mailbox 1: Data length		XXh
2E16h	CAN0 Mailbox 1: Data field		XXh
2E17h			XXh
2F18h			XXh
2F19h			XXh
2E101			XXh
2E170			XXh
			XXh
			XXh
2E1Dh			
2E1Eh	GAINU Malibox 1: Time stamp		XXN
2E1Fh			77U
2E20h	CAN0 Mailbox 2: Message ID	C0MB2	XXh
2E21h			XXh
2E22h			XXh
2E23h			XXh
2E24h			
2E25h	CAN0 Mailbox 2: Data length		XXh
2E26h	CAN0 Mailbox 2: Data field	1	XXh
2E27h			XXh
2E28h			XXh
2E29h			XXh
2E24h			XXh
2E2AU 2E2Bh			XXh
20206			XXh
			XXh
	CANIO Mailhau O. Time atoms		XXI-
2E2Eh	CAINU IVIAIIDOX 2: TIME STAMP		XXN
2E2Eh		1	XXN

X: Undefined

Table 4.13	SFR Information	(13) <sup>(1)</sup>
------------	-----------------	---------------------

Address	Register	Symbol	After reset
2E30h	CAN0 Mailbox 3: Message ID	C0MB3	XXh
2E31h			XXh
2E32h			XXh
2E33h			XXh
2E34h			
2E35h	CAN0 Mailbox 3: Data length		XXh
2E36h	CANO Mailbox 3: Data field		XXh
2E30h			XXh
2E3711			XXh
2E30h			XXh
2E3911			XXh
2E3A0			XXh
2E3Bh			XXh
2E3Ch			XXh
2E3Dh			
2E3Eh	CAN0 Mailbox 3: Time stamp		XXh
2E3Fh			XXh
2E40h	CAN0 Mailbox 4: Message ID	C0MB4	XXh
2E41h			XXh
2E42h			XXh
2E43h			XXh
2E44h			
2E45h	CAN0 Mailbox 4: Data length		XXh
2E46h	CAN0 Mailbox 4: Data field		XXh
2E47h			XXh
2E48h			XXh
2E49h			XXh
2E4Ah			XXh
2E4Bh			XXN
2E4Ch			XXN
2E4Dh			XXN
2E4Eh	CAN0 Mailbox 4: Time stamp		XXh
2E4Fh			XXh
2E50h	CAN0 Mailbox 5: Message ID	C0MB5	XXh
2E51h			XXh
2E52h			XXh
2E53h			XXh
2E54h			
2E55h	CAN0 Mailbox 5: Data length		XXh
2E56h	CAN0 Mailbox 5: Data field		XXh
2E57h			XXh
2E58h			XXh
2E59h			XXh
2E5Ah			XXh
2E5Bh			XXN
2E5Ch			7.XN
2E5Dh			XXN
2E5Eh	CAN0 Mailbox 5: Time stamp		XXh
2E5Fh			XXh
2E60h	CAN0 Mailbox 6: Message ID	C0MB6	XXh
2E61h			XXh
2E62h			XXh
2E63h			XXh
2E64h		1	
2E65h	CAN0 Mailbox 6: Data length	1	XXh
2E66h	CAN0 Mailbox 6: Data field	1	XXh
2E67h			XXh
2E68h			XXh
2E69h			XXh
2E6Ah			XXh
2E6Bh			XXh
2E6Ch			XXh
2E6Dh			XXN
2E6Eh	CAN0 Mailbox 6: Time stamp	1	XXh
2E6Fh	'		XXh



Table 4.14 SFR Information (14) (1	Table 4.14	SFR Information (14) <sup>(1)</sup>
------------------------------------	------------	-------------------------------------

Address	Register	Symbol	After reset
2E70h	CAN0 Mailbox 7: Message ID	C0MB7	XXh
2E71h			XXh
2E72h			XXh
2E73h			XXh
2E74h			
2E75h	CAN0 Mailbox 7: Data length		XXh
2E76h	CAN0 Mailbox 7: Data field		XXh
2E77h			XXh
2E78h			XXh
2E79h			XXN
2E7Ah			
2E7Bh			
2E7Ch			XXh
2E7Dh			
2E7Eh	CAN0 Mailbox 7: Time stamp		XXh
2E7Fh		0.01/15.0	XXn
2E80h	CANU Malibox 8: Message ID	COMB8	XXn
26010			XXh
2E02N			XXh
2E0311			
2E0411	CANO Mailbox 8: Data longth		YYh .
2E0011	CANO Mailbox 8: Data field		XXh
2E001			XXh
2E071			XXh
2E89h			XXh
2E88h			XXh
2E88h			XXh
2E8Ch			XXh
2E8Dh			XXh
2E8Eh	CAN0 Mailbox 8: Time stamp		XXh
2E8Fh			XXh
2E90h	CAN0 Mailbox 9: Message ID	C0MB9	XXh
2E91h	-		XXh
2E92h			XXh
2E93h			XXh
2E94h			
2E95h	CAN0 Mailbox 9: Data length		XXh
2E96h	CAN0 Mailbox 9: Data field		XXh
2E97h			XXh
2E98h			
2E99h			
2E9Ah			XXh
2E9Bh			XXh
2E9Ch			XXh
	CANO Mailhay 0: Time stamp		V Vh
2E9EN 2E0Eh	CANU Manbux 9. Time stamp		XXh
2E3F11 2E40b	CANO Mailhox 10: Message ID	COMB10	XXh
2EA01	O IN WILLION TO. INESSAYE ID	GONDIO	XXh
2EA11			XXh
2E32h			XXh
2EA4h			<u> </u>
2EA5h	CAN0 Mailbox 10: Data length		XXh
2EA6h	CAN0 Mailbox 10: Data field		XXh
2EA7h			XXh
2EA8h			XXh
2EA9h			XXh
2EAAh			XXh
2EABh			XXh
2EACh			XXN
2EADh			AAII
2EAEh	CAN0 Mailbox 10: Time stamp		XXh
2EAFh			XXh

Symbol	Paramotor			Conditions		Standard		Linit	
Symbol		T didificiói			Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					2.7	_	5.5	V
Vss/AVss	Supply voltage					-	0	_	V
Viн	Input "H" voltage	Other th	an CMOS inp	out		0.8 Vcc		Vcc	V
	ĺ	CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc		Vcc	V
	ĺ	input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc		Vcc	V
	ĺ		function	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.65 Vcc		Vcc	V
	ĺ		(I/O port)	: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	—	Vcc	V
	ĺ			Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc		Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.85 Vcc		Vcc	V
		Externa	l clock input	(XOUT)		1.2		Vcc	V
VIL	Input "L" voltage	Other th	an CMOS inr	out		0	—	0.2 Vcc	V
	ĺ	CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.2 Vcc	V
	ĺ	input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	—	0.2 Vcc	V
	ĺ		(I/O port) Input level selection : 0.5 Vcc Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0		0.4 Vcc	V	
	ĺ			$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0		0.3 Vcc	V	
	ĺ			$4.0~V \leq Vcc \leq 5.5~V$	0		0.55 Vcc	V	
	ĺ		: 0.7 Vcc		$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0		0.45 Vcc	V
	ĺ	Externa	External clock input (XOUT)		1	0		0.4	V
IOH(sum)	Peak sum output "H"	current	Sum of all	pins IOH(peak)		-		-80	mA
IOH(sum)	Average sum output "H	l" current	Sum of all	pins IOH(avg)		-		-40	mA
IOH(peak)	Peak output "H" curre	ent				-		-10	mA
IOH(avg)	Average output "H" ci	urrent				-		-5	mA
IOL(sum)	Peak sum output "L"	current	Sum of all	pins IOL(peak)		-		80	mA
IOL(sum)	Average sum output "L	" current	Sum of all	pins IOL(avg)		-		40	mA
IOL(peak)	Peak output "L" curre	nt	1			-		10	mA
IOL(avg)	Average output "L" cu	urrent			1	-		5	mA
f(XIN)	XIN clock input oscilla	ation freq	luency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-		20	MHz
fOCO40M	Count source for time	er RC, tim	ner RD, or tir	ner RG	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32		40	MHz
fOCO-F	fOCO-F frequency				$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	20	MHz
-	System clock frequer	ю			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-		20	MHz
f(BCLK)	CPU clock frequency				$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-		20	MHz

Table 5.2	Recommended	Operating	Conditions	(1)	)
-----------	-------------	-----------	------------	-----	---

Notes:

1. Vcc = 2.7 to 5.5 V at  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Symbol	Parama	Parameter		Standard			Unit	
Cymbol	1 alame		Conditions		Min.	in. Typ. Max.		Onic
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input	-	_	±3	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input	-	_	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input	-	-	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input, AN12 to AN19 input	-	_	±2	LSB
φAD	A/D conversion clock		$4.0 \leq V_{\text{ref}} = AV_{CC} = \leq 5.5 \ (2)$		2	-	20	MHz
			$2.7 \le Vref = AVCC = \le$	5.5 <sup>(2)</sup>	2	-	10	MHz
-	Tolerance level impe	edance			-	3	—	kΩ
Ivref	Vref current		Vcc = 5.0 V, XIN = f1	= φAD = 20 MHz	-	45	-	μΑ
tCONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μS
		8-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	_	_	μs
<b>t</b> SAMP	Sampling time		φAD = 20 MHz		0.8	_	_	μs
Vref	Reference voltage				2.7	-	AVcc	V
Via	Analog input voltage	(3)			0	-	Vref	V
OCVREF	On-chip reference ve	oltage	$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.14	1.34	1.54	V

Table 5.4 A/D Converter Characteristics	Table 5.4	A/D Converter Characteristics
---	-----------	-------------------------------

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Symbol	Doromotor	Conditiona		Stan	dard	Linit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	950	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	950	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	3+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	-	_	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
_	Program, erase temperature		-40	-	85 (J version) 125 (K version)	°C
-	Data hold time (7)	Ambient temperature = 55 °C <sup>(8)</sup>	20	-	-	year

Table 5.6	Flash Memory	Data flash Block A to Block D	) Electrical Characteristics
-----------	--------------	-------------------------------	------------------------------

Notes:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100, 1,000, 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.



Figure 5.2 Time delay until Suspend







Symbol	Parameter		Condition	S	Unit		
Symbol		Falameter	Condition	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Iон = –5 mA	Vcc - 2.0	-	Vcc	V
			Іон = –200 μА	Vcc - 0.3	-	Vcc	V
		XOUT	Іон = –200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 5 mA	-	-	2.0	V
			Ιοι = 200 μΑ	-	-	0.45	V
		XOUT	Іон = –200 μА	-	-	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRAIO0, TRAIO1, TRBO, TRCIOA to TRCIOD, TRDIOA0 to TRDIOD0, TRDIOA1 to TRDIOD1, TRFI, TRGIOA, TRGIOB, TRCCLK, TRDCLK, TRGCLKA, TRGCLKB, TRCTRG, ADTRG, RXD0 to RXD2, CLK0 to CLK2, SSI, SCL2, SDA2, SSO		0.1	1.2	_	V
hu	Input "H" current	RESET	$V_{1} = 5 V_{1} V_{CC} = 5 0 V_{1}$	0.1		1.0	
	Input "I " current		VI = 0 V, Vcc = 5.0 V	_		1.0	μΑ
			$v_1 = 0 v, v_{CC} = 5.0 v$	-	-	-1.0	μΑ
RPULLUP	Puil-up resistance	5.00 ·	VI = U V, VCC = 5.0 V	25	50	100	KΩ
RfXIN	Feedback resistance	XIN		_	0.3	_	MΩ
VRAM	RAM hold voltage		During stop mode	2.0	-	-	V

Table 5.15 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Note:

1.  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



#### Table 5.21 Serial Interface

Symbol	Parameter	Condition	Stan	dard	Lloit	
Symbol	Falameter	Condition	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time		200	-	ns	
tw(скн)	CLKi input "H" width		100	-	ns	
tW(CKL)	CLKi input "L" width		100	-	ns	
td(C-Q)	TXDi output delay time	When external clock selected	-	90	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time			-	ns	
th(C-D)	RXDi input hold time		90	-	ns	
td(C-Q)	TXDi output delay time		-	10	ns	
tsu(D-C)	RXDi input setup time	When internal clock selected	90	-	ns	
th(C-D)	RXDi input hold time		90	_	ns	







#### Table 5.22 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 <sup>(2)</sup>	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.







**REVISION HISTORY** 

R8C/38W Group, R8C/38X Group, R8C/38Y Group, R8C/38Z Group Datasheet

Pov	Data		Description
Nev.	Date	Page	Summary
0.10	May 31, 2010	_	First Edition issued
1.00	Nov 24, 2010	All	"Preliminary" and "Under development" deleted
		14	Figure 1.5 "Voltage detection circuit" added
		28	Table 4.2 006Ch, 006Dh, 0072h and 0073h revised
		32,	Table 4.6, Tables 4.12 to 4.17 "After Reset" notation revised
		38 t0 43	
		46	Table 5.3 "VI > VSS" $\rightarrow$ "VI < VSS", Note 1 revised
		47	Table 5.4 tsamp revised
		48	Table 5.5 "1,000 times" $\rightarrow$ "100 times"
		57	Table 5.15 "Vcc = 5.0 V" added
		60	Figure 5.9 revised
	61		Table 5.21 revised
		62	Table 5.23 "[2.7 V $\leq$ Vcc $\leq$ 4.2 V]" $\rightarrow$ "[2.7 V $\leq$ Vcc $<$ 4.2 V]", "Vcc = 3.0 V" added
		63, 64	Tables 5.24 and 5.25 "[2.7 V $\leq$ Vcc $\leq$ 3.3 V]" $\rightarrow$ "[2.7 V $\leq$ Vcc $<$ 3.3 V]"
		65	Figure 5.14 revised
		66	Table 5.29 revised

All trademarks and registered trademarks are the property of their respective owners.