



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details           Product Status         Obsolete           Core Processor         80C51           Core Size         8-Bit           Speed         30/20MHz           Connectivity         UART/USART           Peripherals         POR           Number of I/O         32           Program Memory Size         8KB (8K x 8)           Program Memory Type         OTP           EEPROM Size         -           RAM Size         256 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         Internal           Operating Temperature         -40°C ~ 85°C (TA)           Mounting Type         Through Hole           Package / Case         40-DIP (0.600", 15.24mm)           Supplier Device Package         40-PDIL           Purchase URL         https://www.e-xfl.com/product-detail/microchip-technology/ts87c52x2-lia		
Core Processor         80C51           Core Size         8-Bit           Speed         30/20MHz           Connectivity         UART/USART           Peripherals         POR           Number of I/O         32           Program Memory Size         8KB (8K x 8)           Program Memory Type         OTP           EEPROM Size         -           RAM Size         256 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         Internal           Operating Temperature         -40°C ~ 85°C (TA)           Mounting Type         Through Hole           Package / Case         40-DIP (0.600", 15.24mm)           Supplier Device Package         40-PDIL	Details	
Core Size         8-Bit           Speed         30/20MHz           Connectivity         UART/USART           Peripherals         POR           Number of I/O         32           Program Memory Size         8KB (8K x 8)           Program Memory Type         OTP           EEPROM Size         -           RAM Size         256 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         Internal           Operating Temperature         -40°C ~ 85°C (TA)           Mounting Type         Through Hole           Package / Case         40-DIP (0.600", 15.24mm)           Supplier Device Package         40-PDIL	Product Status	Obsolete
Speed         30/20MHz           Connectivity         UART/USART           Peripherals         POR           Number of I/O         32           Program Memory Size         8KB (8K x 8)           Program Memory Type         OTP           EEPROM Size         -           RAM Size         256 x 8           Voltage - Supply (Vcc/Vdd)         2.7V ~ 5.5V           Data Converters         -           Oscillator Type         Internal           Operating Temperature         -40°C ~ 85°C (TA)           Mounting Type         Through Hole           Package / Case         40-DIP (0.600", 15.24mm)           Supplier Device Package         40-PDIL	Core Processor	80C51
Connectivity UART/USART  Peripherals POR  Number of I/O 32  Program Memory Size 8KB (8K x 8)  Program Memory Type OTP  EEPROM Size -  RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters -  Oscillator Type Internal  Operating Temperature 40°C ~ 85°C (TA)  Mounting Type 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Core Size	8-Bit
Peripherals POR  Number of I/O 32  Program Memory Size 8KB (8K x 8)  Program Memory Type OTP  EEPROM Size  RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters  Oscillator Type Internal  Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Speed	30/20MHz
Number of I/O 32  Program Memory Size 8KB (8K x 8)  Program Memory Type OTP  EEPROM Size  RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters  Oscillator Type Internal  Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Connectivity	UART/USART
Program Memory Size 8KB (8K x 8)  Program Memory Type OTP  EEPROM Size -  RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters -  Oscillator Type Internal  Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Peripherals	POR
Program Memory Type OTP  EEPROM Size -  RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters -  Oscillator Type Internal  Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Number of I/O	32
EEPROM Size	Program Memory Size	8KB (8K x 8)
RAM Size 256 x 8  Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Oscillator Type Internal Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Program Memory Type	ОТР
Voltage - Supply (Vcc/Vdd) 2.7V ~ 5.5V  Data Converters - Oscillator Type Internal  Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	EEPROM Size	-
Data Converters - Oscillator Type Internal Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole Package / Case 40-DIP (0.600", 15.24mm) Supplier Device Package 40-PDIL	RAM Size	256 x 8
Oscillator Type Internal Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Operating Temperature -40°C ~ 85°C (TA)  Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Data Converters	-
Mounting Type Through Hole  Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Oscillator Type	Internal
Package / Case 40-DIP (0.600", 15.24mm)  Supplier Device Package 40-PDIL	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package 40-PDIL	Mounting Type	Through Hole
	Package / Case	40-DIP (0.600", 15.24mm)
Purchase URL https://www.e-xfl.com/product-detail/microchip-technology/ts87c52x2-lia	Supplier Device Package	40-PDIL
	Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c52x2-lia



Table 1. Memory Size

	ROM (bytes)	EPROM (bytes)	TOTAL RAM (bytes)
TS80C32X2	0	0	256
TS80C52X2	8k	0	256
TS87C52X2	0	8k	256

# **Block Diagram**



Notes: 1. Alternate function of Port 1

2. Alternate function of Port 3



Table 2. All SFRs with their address and their reset value

	Bit Addressable	with their addi	Non Bit Addressable							
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		
F8h									FFh	
F0h	B 0000 0000								F7h	
E8h									EFh	
E0h	ACC 0000 0000								E7h	
D8 h									DFh	
D0 h	PSW 0000 0000								D7h	
C8 h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh	
C0 h									C7h	
B8h	IP XX00 0000	SADEN 0000 0000							BFh	
B0h	P3 1111 1111							IPH XX00 0000	B7h	
A8h	IE 0X00 0000	SADDR 0000 0000							AFh	
A0h	P2 1111 1111		AUXR1 XXXX XXX0						A7h	
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh	
90h	P1 1111 1111								97h	
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XXXXXXX0	CKCON XXXX XXX0	8Fh	
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		

Reserved		
	Reserved	



Mnemonic	Pin Number		Туре	Name and Function			
	DIL	LCC	VQFP 1.4				
V <sub>SS</sub>	20	22	16	I	Ground: 0V reference		
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.		
V <sub>CC</sub>	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle and power-down operation		
P0.0-P0.7	39- 32	43- 36	37-30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs.Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM		
					programming. External pull-ups are required during program verification during which P0 outputs the code bytes.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As		
					inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification.  Alternate functions for Port 1 include:		
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout		
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control		
P2.0-P2.7	21- 28	24- 31	18-25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As		
					inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX atDPTR). In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX atRi), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.4		
P3.0-P3.7	10- 17	11, 13- 19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	I	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	I	INTO (P3.2): External interrupt 0		



## TS80C52X2 Enhanced Features

In comparison to the original 80C52, the TS80C52X2 implements some new features, which are:

- The X2 option
- The Dual Data Pointer
- The 4 level interrupt priority system
- The power-off flag
- The ONCE mode
- The ALE disabling
- Some enhanced features are also located in the UART and the Timer 2

### X2 Feature

The TS80C52X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:


- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power
- Save power consumption while keeping same CPU power (oscillator power saving)
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes
- Increase CPU power by 2 while keeping same crystal frequency

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

### Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2 shows the mode switching waveforms.

Figure 1. Clock Generation Diagram



1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

#### **Broadcast Address**

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

```
SADDR 0101 0110b
SADEN 1111 1100b
Broadcast =SADDR OR SADEN1111 111Xb
```

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

#### **Reset Addresses**

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are xxxx xxxxb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

**Table 7.** SADEN Register SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

**Table 8.** SADDR Register SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable



Table 10. PCON Register

PCON - Power Control Register (87h)

7 6 5 4 3 2 1 0 SMOD1 SMOD0 - POF GF1 GF0 PD IDL

Bit Number	Bit Mnemonic	Description
7	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.
6	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	POF	Power-off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.
3	GF1	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
1	PD	Power-down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.



are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Table 12. IE Register

IE - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

Bit Number	Bit Mnemonic	Description
7	EA	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	ET2	Timer 2 overflow interrupt Enable bit Clear to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.
4	ES	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.
3	ET1	Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.
2	EX1	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.
1	ET0	Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.

Reset Value = 0X00 0000b Bit addressable





**Table 13.** IP Register IP - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0
-	-	PT2	PS	PT1	PX1	PT0	PX0

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	PT2	Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.
4	PS	Serial port Priority bit Refer to PSH for priority level.
3	PT1	Timer 1 overflow interrupt Priority bit Refer to PT1H for priority level.
2	PX1	External interrupt 1 Priority bit Refer to PX1H for priority level.
1	PT0	Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.
0	PX0	External interrupt 0 Priority bit Refer to PX0H for priority level.

Reset Value = XX00 0000b Bit addressable



### Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely: the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

## **Power-down Mode**


To save maximum power, a power-down mode can be invoked by software (Refer to Table 10., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated.  $V_{CC}$  can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input. Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 10. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C52X2 into power-down mode.

Figure 10. Power-down Exit Waveform



## **Power-off Flag**

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by  $V_{CC}$  switch-on. A warm start reset occurs while  $V_{CC}$  is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 17.). POF is set by hardware when  $V_{CC}$  rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

**Table 17.** PCON Register PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL

Bit Number	Bit Mnemonic	Description
7	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.
6	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	POF	Power-off Flag Clear to recognize next reset type. Set by hardware when V <sub>CC</sub> rises from 0 to its nominal voltage. Can also be set by software.
3	GF1	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
1	PD	Power-down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.

Reset Value = 00X1 0000b Not bit addressable





### **Reduced EMI Mode**

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

**Table 18.** AUXR Register AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	AO

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
0	AO	ALE Output bit Clear to restore ALE operation during internal fetches. Set to disable ALE operation during internal fetches.

Reset Value = XXXX XXX0b Not bit addressable Control and program signals must be held at the levels indicated in Table 35.

**Definition of terms** 

Address Lines: P1.0-P1.7, P2.0-P2.4 respectively for A0-A12

Data Lines: P0.0-P0.7 for D0-D7


**Control Signals:** RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA/VPP.

Table 20. EPROM Set-up Modes

Mode	RST	PSEN	ALE/ PROG	EA/ VPP	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code data	1	0	T.	12.75V	0	1	1	1	1
Verify Code data	1	0	1	1	0		0	1	1
Program Encryption Array Address 0-3Fh	1	0	ъ	12.75V	0	1	1	0	1
Read Signature Bytes	1	0	1	1	0		0	0	0
Program Lock bit 1	1	0	П	12.75V	1	1	1	1	1
Program Lock bit 2	1	0	ப	12.75V	1	1	1	0	0
Program Lock bit 3	1	0	ъ	12.75V	1	0	1	1	0

Figure 11. Set-Up Modes Configuration



<sup>\*</sup> See Table 31. for proper value on these inputs





### **Programming Algorithm**

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS87C52X2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise EA/VPP from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower EA/VPP from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 12.).

### **Verify Algorithm**

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C52X2.

P 2.7 is used to enable data output.


To verify the TS87C52X2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 12.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.

Figure 12. Programming and Verification Signal's Waveform



## EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

### **Erasure Characteristics**

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of

Port 0: 26 mA

Ports 1, 2 and 3: 15 mA


Maximum total  $I_{OL}$  for all output pins: 71 mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 7. For other values, please contact your sales office.
- 8. Operating  $I_{CC}$  is measured with all output pins disconnected; XTAL1 driven with  $T_{CLCH}$ ,  $T_{CHCL}$  = 5 ns (see Figure 17.),  $V_{IL}$  =  $V_{SS}$  + 0.5V,


 $V_{IH} = V_{CC} - 0.5V$ ; XTAL2 N.C.;  $\overline{EA} = Port \ 0 = V_{CC}$ ; RST =  $V_{SS}$ . The internal ROM runs the code 80 FE (label: SJMP label).  $I_{CC}$  would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.

Figure 13.  $I_{CC}$  Test Condition, under reset




All other pins are disconnected.

Figure 14. Operating I<sub>CC</sub> Test Condition



All other pins are disconnected.

Figure 15. I<sub>CC</sub> Test Condition, Idle Mode



All other pins are disconnected.



Table 28., Table 31. and Table 34. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

Table 25. Max frequency for derating formula regarding the speed grade

	-M X1 mode -M X2 mod		X1 mode -M X2 mode -V X1 mode -V X2 mode -		-L X1 mode	-L X2 mode
Freq (MHz)	40	20	40	30	30	20
T (ns)	25	50	25	33.3	33.3	50

### Example:

 $T_{LLIV}$  in X2 mode for a -V part at 20 MHz (T =  $1/20^{E6}$  = 50 ns):

T= 50ns

$$T_{LLIV} = 2T - x = 2 \times 50 - 22 = 78$$
ns

# **External Program Memory** Characteristics


Table 26. Symbol Description

Symbol	Parameter
Т	Oscillator clock period
T <sub>LHLL</sub>	ALE pulse width
T <sub>AVLL</sub>	Address Valid to ALE
T <sub>LLAX</sub>	Address Hold After ALE
T <sub>LLIV</sub>	ALE to Valid Instruction In
T <sub>LLPL</sub>	ALE to PSEN
T <sub>PLPH</sub>	PSEN Pulse Width
T <sub>PLIV</sub>	PSEN to Valid Instruction In
T <sub>PXIX</sub>	Input Instruction Hold After PSEN
T <sub>PXIZ</sub>	Input Instruction FloatAfter PSEN
T <sub>PXAV</sub>	PSEN to Address Valid
T <sub>AVIV</sub>	Address to Valid Instruction In
T <sub>PLAZ</sub>	PSEN Low to Address Float



# **External Data Memory Read Cycle**

Figure 20. External Data Memory Read Cycle



# Serial Port Timing - Shift Register Mode

Table 32. Symbol Description

Symbol	Parameter
T <sub>XLXL</sub>	Serial port clock cycle time
T <sub>QVHX</sub>	Output data set-up to clock rising edge
T <sub>XHQX</sub>	Output data hold after clock rising edge
T <sub>XHDX</sub>	Input data hold after clock rising edge
T <sub>XHDV</sub>	Clock rising edge to input data valid

Table 33. AC Parameters for a Fix Clock

Speed		M MHz	X2 m 30 l	V node MHz MHz uiv.	stan mod	V dard le 40 Hz	X2 m 20 f	L node MHz MHz uiv.	mo	L dard ode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T <sub>XLXL</sub>	300		200		300		300		400		ns
T <sub>QVHX</sub>	200		117		200		200		283		ns
T <sub>XHQX</sub>	30		13		30		30		47		ns
T <sub>XHDX</sub>	0		0		0		0		0		ns
T <sub>XHDV</sub>		117		34		117		117		200	ns


# External Clock Drive Characteristics (XTAL1)

Table 36. AC Parameters

Symbol	Parameter	Min	Max	Units
T <sub>CLCL</sub>	Oscillator Period	25		ns
T <sub>CHCX</sub>	High Time	5		ns
T <sub>CLCX</sub>	Low Time	5		ns
T <sub>CLCH</sub>	Rise Time		5	ns
T <sub>CHCL</sub>	Fall Time		5	ns
T <sub>CHCX</sub> /T <sub>CLCX</sub>	Cyclic ratio in X2 mode	40	60	%


# **External Clock Drive Waveforms**

Figure 23. External Clock Drive Waveforms



# AC Testing Input/Output Waveforms


Figure 24. AC Testing Input/Output Waveforms



AC inputs during testing are driven at  $V_{CC}$  - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at  $V_{IH}$  min for a logic "1" and  $V_{IL}$  max for a logic "0".

#### **Float Waveforms**

Figure 25. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm$  20mA.



# **Ordering Information**

Table 37. Possible Ordering Entries

able 37. Possible O	rdering Entries	<u> </u>	i			+
Part Number <sup>(3)</sup>	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
TS80C32X2-MCA	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C32X2-MCB	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C32X2-MCC	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C32X2-MCE	ROMLess	5V <u>±</u> 10%	Commercial	40 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C32X2-LCA	ROMLess	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C32X2-LCB	ROMLess	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C32X2-LCC	ROMLess	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C32X2-LCE	ROMLess	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C32X2-VCA	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz <sup>(3)</sup>	PDIL40	Stick
TS80C32X2-VCB	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz <sup>(3)</sup>	PLCC44	Stick
TS80C32X2-VCC	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz <sup>(3)</sup>	PQFP44	Tray
TS80C32X2-VCE	ROMLess	5V <u>±</u> 10%	Commercial	60 MHz <sup>(3)</sup>	VQFP44	Tray
TS80C32X2-MIA	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C32X2-MIB	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C32X2-MIC	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C32X2-MIE	ROMLess	5V <u>±</u> 10%	Industrial	40 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C32X2-LIA	ROMLess	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C32X2-LIB	ROMLess	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C32X2-LIC	ROMLess	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C32X2-LIE	ROMLess	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C32X2-VIA	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz <sup>(3)</sup>	PDIL40	Stick
TS80C32X2-VIB	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz <sup>(3)</sup>	PLCC44	Stick
TS80C32X2-VIC	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz <sup>(3)</sup>	PQFP44	Tray
TS80C32X2-VIE	ROMLess	5V <u>±</u> 10%	Industrial	60 MHz <sup>(3)</sup>	VQFP44	Tray
AT80C32X2-3CSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PDIL40	Stick
AT80C32X2-SLSUM	ROMLess	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PLCC44	Stick
AT80C32X2-RLTUM	ROMLess	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	VQFP44	Tray
AT80C32X2-RLTUM	ROMLess	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	VQFP44	Tape & Reel
AT80C32X2-3CSUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	PDIL40	Stick
AT80C32X2-SLSUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	PLCC44	Stick
	1	l	l .			1





Table 37. Possible Ordering Entries (Continued)

Part Number <sup>(3)</sup>	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
AT87C52X2-3CSUM	8K OTP	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PDIL40	Stick
AT87C52X2-SLSUM	8K OTP	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PLCC44	Stick
AT87C52X2-RLTUM	8K OTP	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	VQFP44	Tray
AT87C52X2-3CSUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	PDIL40	Stick
AT87C52X2-SLSUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	PLCC44	Stick
AT87C52X2-RLTUL	8K OTP	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	VQFP44	Tray
AT87C52X2-3CSUV	8K OTP	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	PDIL40	Stick
AT87C52X2-SLSUV	8K OTP	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	PLCC44	Stick
AT87C52X2-RLTUV	8K OTP	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	VQFP44	Tray

Notes: 1. 20 MHz in X2 Mode.

2. Tape and Reel available for SL, PQFP and RL packages

3. 30 MHz in X2 Mode.



### **Atmel Headquarters**

### Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

### **Europe**

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or

© Atmel Corporation 2006. All rights reserved. Atmel®, logo and combinations thereof, are registered trademarks, and Everywhere You Are® are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

4184G–8051–09/06