
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	30/20MHz
Connectivity	UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-VQFP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c52x2-lie

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Table 1. Memory Size

	ROM (bytes)	EPROM (bytes)	TOTAL RAM (bytes)
TS80C32X2	0	0	256
TS80C52X2	8k	0	256
TS87C52X2	0	8k	256


# **Block Diagram**



2. Alternate function of Port 3

2

# **Pin Configuration**



\*NIC: No Internal Connection





Mnemonic	I	Pin Nu	mber	Туре	Name and Function		
	DIL	LCC	VQFP 1.4				
V <sub>SS</sub>	20	22	16	I	Ground: 0V reference		
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.		
V <sub>CC</sub>	40	44	38	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle and power-down operation		
P0.0-P0.7	39- 32	43- 36	37-30	I/O	<b>Port 0</b> : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs.Port 0 pins must be polarized to Vcc		
					or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As		
					inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receive the low-order address byte during memory programming an verification.		
					Alternate functions for Port 1 include:		
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout		
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control		
P2.0-P2.7	21- 28	24- 31	18-25	I/O	<b>Port 2</b> : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As		
					inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high- order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX atDPTR). In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX atRi), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.4		
P3.0-P3.7	10- 17	11, 13- 19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source		
					current because of the internal pull-ups. Port 3 also server the special features of the 80C51 family, as listed below.		
	10	11	5	I	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	Ι	INT0 (P3.2): External interrupt 0		

TS8xCx2X2

6




# Table 6. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0			
-	-	-	-	-	-	T2OE	DCEN			
Bit Number	Bit Mnemonic	Description	Description							
7	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.				
6	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.				
5	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	-	Reserved The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.				
3	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.				
2	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.				
1	T2OE	Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.								
0	DCEN	Clear to disa	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.							

Reset Value = XXXX XX00b Not bit addressable





For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g.

18 **TS8xCx2X2** 



Table 9.SCON RegisterSCON - Serial Control Register (98h)

7	6	5	4	3	2	1	0		
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
Bit Number	Bit Mnemonic	Description							
7	FE	Clear to reset Set by hardwa	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit						
	SM0	Serial port Mo Refer to SM1 SMOD0 must	for serial port		tion. ess to the SM0 b	it			
6	SM1	Serial port Mo           SM0         SM1           0         0           0         1           1         0           1         1	ModeDesc0Shift18-bit29-bit	Register F UART \ UART F	aud Rate <sub>XTAL</sub> /12 (/6 in X2 'ariable <sub>XTAL</sub> /64 or F <sub>XTAL</sub> / 'ariable		n X2 mode)		
5	SM2	Clear to disab Set to enable	le multiproces multiprocesso	sor commu r communic	or Communicat nication feature. ation feature in r eared in mode (	node 2 and 3,			
4	REN	Reception En Clear to disab Set to enable	le serial recep						
3	TB8	Transmitter Bi Clear to transr Set to transmi	nit a logic 0 in	the 9th bit.	n modes 2 and 3	i.			
2	RB8	Cleared by ha Set by hardwa	Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.						
1	ті	Transmit Inte Clear to ackno Set by hardwa stop bit in the	wledge interr		t time in mode 0	or at the begi	nning of the		
0	RI	Clear to acknown Set by hardward	Receive Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 7. and Figure 3. in the other modes.						

Reset Value = 0000 0000b Bit addressable

**Table 10.** PCON RegisterPCON - Power Control Register (87h)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic	Descriptio	n				
7	SMOD1		t <b>Mode bit 1</b> act double bau	ud rate in mode	e 1, 2 or 3.		
6	SMOD0	Clear to se		n SCON regist SCON registe			
5	-	Reserved The value	read from this	bit is indeterm	ninate. Do not	set this bit.	
4	POF		cognize next i dware when V	reset type. /CC rises from	0 to its nomina	al voltage. Ca	n also be set
3	GF1	Cleared by		eral purpose us purpose usage			
2	GF0	Cleared by	-	eral purpose us purpose usage	-		
1	PD	Cleared by	<b>wn mode bit</b> hardware wh r power-down	ien reset occui n mode.	rs.		
0	IDL	-		i interrupt or re	eset occurs.		

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.



are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

# Table 12. IE Register

IE - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0		
EA	-	ET2	ES	ET1	EX1	ET0	EX0		
Bit Number	Bit Mnemonic	Description							
7	EA	Clear to disab Set to enable If EA=1, each	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. f EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit.						
6	-	Reserved The value read	d from this bit	is indetermina	ate. Do not se	t this bit.			
5	ET2	Clear to disab	<b>Timer 2 overflow interrupt Enable bit</b> Clear to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.						
4	ES	Serial port Er Clear to disab Set to enable	le serial port i	•					
3	ET1	Timer 1 overf Clear to disab Set to enable	le timer 1 ove	rflow interrupt					
2	EX1	Clear to disab	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.						
1	ET0	Clear to disab	Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.						
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.							

Reset Value = 0X00 0000b Bit addressable



# Table 14.IPH RegisterIPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	-	PT2H	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> The value rea	d from this bit	is indetermina	ate. Do not se	t this bit.	
6	-	<b>Reserved</b> The value rea	d from this bit	is indetermina	ate. Do not se	t this bit.	
5	PT2H	Timer 2 over           PT2H         PT2           0         0           1         0           1         1	f <b>low interrup</b> <u>Priority Leve</u> Lowest Highest	t Priority High 한	n bit		
4	PSH	Serial port P           PSH         PS           0         0           0         1           1         0           1         1	riority High b <u>Priority Leve</u> Lowest Highest				
3	PT1H	Timer 1 over           PT1H         PT1           0         0           0         1           1         0           1         1		t Priority High 키	n bit		
2	PX1H	External inte           PX1H         PX1           0         0           1         0           1         1           1         1	rrupt 1 Priori Priority Leve Lowest Highest				
1	РТОН	Timer 0 over           PT0H         PT0           0         0           1         0           1         1		t Priority High 한	n bit		
0	РХОН	External inte           PX0H         PX0           0         0           1         1           1         1	<b>rrupt 0 Priori</b> <u>Priority Leve</u> Lowest Highest	ty High bit <u>키</u>			

Reset Value = XX00 0000b Not bit addressable



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data <sup>(1)</sup>	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data <sup>(1)</sup>	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

**Table 15.** The State of Ports During Idle and Power-down Modes

Note: 1. Port 0 can force a "zero" level. A "one" will leave port floating.



# **Power-off Flag**

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by  $V_{CC}$  switch-on. A warm start reset occurs while  $V_{CC}$  is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 17.). POF is set by hardware when  $V_{CC}$  rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

7	6	5	4	3	2	1	0	
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	
Bit Number	Bit Mnemoni	c Descript	ion					
7	SMOD1		rt Mode bit 1 lect double ba	aud rate in mo	de 1, 2 or 3.			
6	SMOD0	Clear to s	<b>Serial port Mode bit 0</b> Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.					
5	-		<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.					
4	POF		ecognize nex rdware when	t reset type. V <sub>CC</sub> rises from	n 0 to its nomir	nal voltage. Ca	an also be	
3	GF1	Cleared b	, ,	<b>)</b> neral purpose l purpose usag	•			
2	GF0	Cleared b		<b>)</b> neral purpose l purpose usag				
1	PD	Cleared b	own mode bi by hardware w ter power-dov	when reset occ	urs.			
0	IDL			en interrupt or	reset occurs.			

#### Table 17. PCON Register

PCON - Power Control Register (87h)

Reset Value = 00X1 0000b Not bit addressable





# **Reduced EMI Mode**

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

### Table 18. AUXR Register

AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0			
-	-	-	-	-	-	-	AO			
Bit Number	Bit Mnemonic	Description	Description							
7	-	Reserved The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.				
6	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.				
5	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.				
3	-	Reserved The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.				
2	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.							
1	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.							
0	AO	Clear to resto	ALE Output bit Clear to restore ALE operation during internal fetches. Set to disable ALE operation during internal fetches.							

Reset Value = XXXX XXX0b Not bit addressable

# TS80C52X2

ROM Structure The T

The TS80C52X2 ROM memory is divided in three different arrays:

- the code array:8 Kbytes.
- the encryption array:64 bytes.
- the signature array:4 bytes.

**ROM Lock System** The program Lock system, when programmed, protects the on-chip program against software piracy.

**Encryption Array** Within the ROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

Program Lock BitsThe lock bits when programmed according to Table 19. will provide different level of pro-<br/>tection for the on-chip code and data.

Table 19. Program Lock bits	
Program Lock Bits	

Program Lock Bits				
Security level	LB1	LB2	LB3	Protection Description
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.
2	Ρ	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset.

U: unprogrammed P: programmed

Signature bytes

The TS80C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

Verify Algorithm

Refer to Section "Verify Algorithm".



Programming Algorithm	The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.
	<ul> <li>To program the TS87C52X2 the following sequence must be exercised:</li> <li>Step 1: Activate the combination of control signals.</li> <li>Step 2: Input the valid address on the address lines.</li> <li>Step 3: Input the appropriate data on the data lines.</li> <li>Step 4: Raise EA/VPP from VCC to VPP (typical 12.75V).</li> <li>Step 5: Pulse ALE/PROG once.</li> <li>Step 6: Lower EA/VPP from VPP to VCC</li> <li>Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 12.).</li> </ul>

Verify Algorithm Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C52X2.

P 2.7 is used to enable data output.


To verify the TS87C52X2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 12.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.

# Figure 12. Programming and Verification Signal's Waveform



EPROM Erasure (Windowed Packages Only) Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

**Erasure Characteristics** The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of

12,000  $\mu$ W/cm<sup>2</sup> rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

**Signature Bytes** The TS80/87C52X2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 35. shows the content of the signature byte for the TS80/87C52X2.

Location	Contents	Comment		
30h	58h	Manufacturer Code: Atmel		
31h	57h	Family Code: C51 X2		
60h	2Dh	Product name: TS80C52X2		
60h	ADh	Product name:TS87C52X2		
60h	20h	Product name: TS80C32X2		
61h	FFh	Product revision number		

Table 21. Signature Bytes Content





# Electrical Characteristics

# Absolute Maximum Ratings<sup>(1)</sup>

Ambiant Temperature Under Bias:	
C = commercial	0°C to 70°C
I = industrial	40°C to 85°C
Storage Temperature	65°C to + 150°C
Voltage on V <sub>CC</sub> to V <sub>SS</sub>	0.5V to + 7 V
Voltage on V <sub>PP</sub> to V <sub>SS</sub>	0.5V to + 13 V
Voltage on Any Pin to V <sub>SS</sub>	0.5V to V <sub>CC</sub> + 0.5V
Power Dissipation	1 W <sup>(2)</sup>

- Notes: 1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
  - 2. This value is based on the maximum allowable die temperature and the thermal resistance of the package.

**Power Consumption Measurement** Since the introduction of the first C51 devices, every manufacturer made operating lcc measurements under reset, which made sense for the designs were the CPU was running under reset. In Atmel new devices, the CPU is no more active during reset, so the power consumption is very low but is not really representative of what will happen in the customer system. That's why, while keeping measurements under Reset, Atmel presents a new way to measure the operating lcc:

Using an internal test ROM, the following code is executed:

Label: SJMP Label (80 FE)

Ports 1, 2, 3 are disconnected, Port 0 is tied to FFh, EA = Vcc, RST = Vss, XTAL2 is not connected and XTAL1 is driven by the clock.

This is much more representative of the real operating Icc.

DC Parameters for	TA = 0°C to +70°C; $V_{SS}$ = 0 V; $V_{CC}$ = 5V ± 10%; F = 0 to 40 MHz.
Standard Voltage	TA = -40°C to +85°C; $V_{SS} = 0$ V; $V_{CC} = 5V \pm 10\%$ ; F = 0 to 40 MHz.

Table 22.	DC Parameters	in	Standard	Voltage
-----------	---------------	----	----------	---------

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5		0.2 V <sub>CC</sub> - 0.1	V	
V <sub>IH</sub>	Input High Voltage except XTAL1, RST	0.2 V <sub>CC</sub> + 0.9		V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage, XTAL1, RST	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage, ports 1, 2, 3 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V <sub>OL1</sub>	Output Low Voltage, port 0 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V <sub>OL2</sub>	Output Low Voltage, ALE, PSEN			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$


TS8xCx2X2

Port 0: 26 mA Ports 1, 2 and 3: 15 mA Maximum total  $I_{OL}$  for all output pins: 71 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.


- 7. For other values, please contact your sales office.
- Operating I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with T<sub>CLCH</sub>, T<sub>CHCL</sub> = 5 ns (see Figure 17.), V<sub>IL</sub> = V<sub>SS</sub> + 0.5V,


 $V_{IH} = V_{CC} - 0.5V$ ; XTAL2 N.C.;  $\overline{EA} = Port 0 = V_{CC}$ ; RST =  $V_{SS}$ . The internal ROM runs the code 80 FE (label: SJMP label). I<sub>CC</sub> would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.

Figure 13.  $I_{CC}$  Test Condition, under reset




All other pins are disconnected.





All other pins are disconnected.

Figure 15. I<sub>CC</sub> Test Condition, Idle Mode




All other pins are disconnected.



# External Program Memory Read Cycle

Figure 18. External Program Memory Read Cycle



#### External Data Memory Characteristics

 Table 29.
 Symbol Description

Symbol	Parameter
T <sub>RLRH</sub>	RD Pulse Width
T <sub>WLWH</sub>	WR Pulse Width
T <sub>RLDV</sub>	RD to Valid Data In
T <sub>RHDX</sub>	Data Hold After RD
T <sub>RHDZ</sub>	Data Float After RD
T <sub>LLDV</sub>	ALE to Valid Data In
T <sub>AVDV</sub>	Address to Valid Data In
T <sub>LLWL</sub>	ALE to WR or RD
T <sub>AVWL</sub>	Address to WR or RD
T <sub>QVWX</sub>	Data Valid to WR Transition
T <sub>QVWH</sub>	Data set-up to WR High
T <sub>WHQX</sub>	Data Hold After WR
T <sub>RLAZ</sub>	RD Low to Address Float
T <sub>WHLH</sub>	RD or WR High to ALE high




# External Clock Drive Characteristics (XTAL1)

Table 36. AC Parameters

Symbol	Parameter	Min	Max	Units
T <sub>CLCL</sub>	Oscillator Period	25		ns
T <sub>CHCX</sub>	High Time	5		ns
T <sub>CLCX</sub>	Low Time	5		ns
T <sub>CLCH</sub>	Rise Time		5	ns
T <sub>CHCL</sub>	Fall Time		5	ns
T <sub>CHCX</sub> /T <sub>CLCX</sub>	Cyclic ratio in X2 mode	40	60	%

# External Clock Drive Waveforms


Figure 23. External Clock Drive Waveforms



# AC Testing Input/Output Waveforms

Figure 24. AC Testing Input/Output Waveforms


INPUT/OUTPUT



AC inputs during testing are driven at V<sub>CC</sub> - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V<sub>IH</sub> min for a logic "1" and V<sub>IL</sub> max for a logic "0".

# **Float Waveforms**

# Figure 25. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V<sub>OH</sub>/V<sub>OL</sub> level occurs.  $I_{OL}/I_{OH} \ge \pm 20$ mA.





### Table 37. Possible Ordering Entries (Continued)

Part Number <sup>(3)</sup>	Memory Size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
AT80C32X2-RLTUL	ROMLess	2.7 to 5.5V	Industrial & Green	30 MHz <sup>(1)</sup>	VQFP44	Tray
AT80C32X2-3CSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	PDIL40	Stick
AT80C32X2-SLSUV	ROMLess	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	PLCC44	Stick
AT80C32X2-RLTUV	ROMLess	5V ±10%	Industrial & Green	60 MHz <sup>(3)</sup>	VQFP44	Tray
TS80C52X2zzz-MCA	8K ROM	2.7 to 5.5V	Commercial	40 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C52X2zzz-MCB	8K ROM	2.7 to 5.5V	Commercial	40 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C52X2zzz-MCC	8K ROM	2.7 to 5.5V	Commercial	40 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C52X2zzz-MCE	8K ROM	2.7 to 5.5V	Commercial	40 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C52X2zzz-LCA	8K ROM	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C52X2zzz-LCB	8K ROM	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C52X2zzz-LCC	8K ROM	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C52X2zzz-LCE	8K ROM	2.7 to 5.5V	Commercial	30 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C52X2zzz-VCA	8K ROM	5V <u>±</u> 10%	Commercial	60 MHz <sup>(3)</sup>	PDIL40	Stick
TS80C52X2zzz-VCB	8K ROM	5V ±10%	Commercial	60 MHz <sup>(3)</sup>	PLCC44	Stick
TS80C52X2zzz-VCC	8K ROM	5V ±10%	Commercial	60 MHz <sup>(3)</sup>	PQFP44	Tray
TS80C52X2zzz-VCE	8K ROM	5V ±10%	Commercial	60 MHz <sup>(3)</sup>	VQFP44	Tray
TS80C52X2zzz-MIA	8K ROM	5V ±10%	Industrial	40 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C52X2zzz-MIB	8K ROM	5V ±10%	Industrial	40 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C52X2zzz-MIC	8K ROM	5V ±10%	Industrial	40 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C52X2zzz-MIE	8K ROM	5V ±10%	Industrial	40 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C52X2zzz-LIA	8K ROM	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PDIL40	Stick
TS80C52X2zzz-LIB	8K ROM	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PLCC44	Stick
TS80C52X2zzz-LIC	8K ROM	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	PQFP44	Tray
TS80C52X2zzz-LIE	8K ROM	2.7 to 5.5V	Industrial	30 MHz <sup>(1)</sup>	VQFP44	Tray
TS80C52X2zzz-VIA	8K ROM	5V ±10%	Industrial	60 MHz <sup>(3)</sup>	PDIL40	Stick
TS80C52X2zzz-VIB	8K ROM	5V ±10%	Industrial	60 MHz <sup>(3)</sup>	PLCC44	Stick
TS80C52X2zzz-VIC	8K ROM	5V ±10%	Industrial	60 MHz <sup>(3)</sup>	PQFP44	Tray
TS80C52X2zzz-VIE	8K ROM	5V ±10%	Industrial	60 MHz <sup>(3)</sup>	VQFP44	Tray
AT80C52X2zzz-3CSUM	8K ROM	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PDIL40	Stick
AT80C52X2zzz-SLSUM	8K ROM	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	PLCC44	Stick
AT80C52X2zzz-RLTUM	8K ROM	5V ±10%	Industrial & Green	40 MHz <sup>(1)</sup>	VQFP44	Tray