



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | 80C51 |
| Core Size | 8-Bit |
| Speed | 40/20MHz |
| Connectivity | UART/USART |
| Peripherals | POR |
| Number of I/O | 32 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIL |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/ts87c52x2-mca |

Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE

```
; Block move using dual data pointers
; Destroys DPTR0, DPTR1, A and PSW
; note: DPS exits opposite of entry state
; unless an extra INC AUXR1 is added
00A2 AUXR1 EQU 0A2H
0000 909000MOV DPTR, #SOURCE; address of SOURCE
0003 05A2 INC AUXR1; switch data pointers
0005 90A000 MOV DPTR,#DEST; address of DEST
0008 LOOP:
0008 05A2 INC AUXR1; switch data pointers
000A E0 MOVX A, at DPTR; get a byte from SOURCE
000B A3 INC DPTR; increment SOURCE address
000C 05A2 INC AUXR1; switch data pointers
000E F0 MOVX atDPTR,A; write the byte to DEST
000F A3 INC DPTR; increment DEST address
0010 70F6JNZ LOOP; check for 0 terminator
0012 05A2 INC AUXR1; (optional) restore DPS
```

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.





Table 6. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|------|------|
| - | - | - | - | - | • | T2OE | DCEN |

| Bit Number | Bit Mnemonic | Description |
|---------------|-----------------|--|
| 7 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 6 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 5 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 4 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 3 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 2 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 1 | T2OE | Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output. |
| 0 | DCEN | Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter. |

Reset Value = XXXX XX00b Not bit addressable

TS80C52X2 Serial I/O Port

The serial I/O port in the TS80C52X2 is compatible with the serial I/O port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- · Framing error detection
- · Automatic address recognition

Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 6).


Figure 6. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 9.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 7. and Figure 8.).

Figure 7. UART Timings in Mode 1








Interrupt System

The TS80C52X2 has a total of 6 interrupt vectors: two external interrupts (INTO and INT1), three timer interrupts (timers 0, 1 and 2) and the serial port interrupt. These interrupts are shown in Figure 9.

Figure 9. Interrupt Control System



Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 12.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 13.) and in the Interrupt Priority High register (See Table 14.). shows the bit values and priority levels associated with each combination.

Table 11. Priority Level Bit Values

| IPH.x | IP.x | Interrupt Level Priority |
|-------|------|--------------------------|
| 0 | 0 | 0 (Lowest) |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 (Highest) |

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level

are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Table 12. IE Register

IE - Interrupt Enable Register (A8h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|---|-----|----|-----|-----|-----|-----|
| EA | - | ET2 | ES | ET1 | EX1 | ET0 | EX0 |

| Bit Number | Bit Mnemonic | Description |
|---------------|-----------------|---|
| 7 | EA | Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit. |
| 6 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 5 | ET2 | Timer 2 overflow interrupt Enable bit Clear to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt. |
| 4 | ES | Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt. |
| 3 | ET1 | Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt. |
| 2 | EX1 | External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1. |
| 1 | ET0 | Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt. |
| 0 | EX0 | External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0. |

Reset Value = 0X00 0000b Bit addressable





Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely: the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

Power-down Mode


To save maximum power, a power-down mode can be invoked by software (Refer to Table 10., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input. Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 10. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C52X2 into power-down mode.

Figure 10. Power-down Exit Waveform



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note:

If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Table 15. The State of Ports During Idle and Power-down Modes

| Mode | Program Memory | ALE | PSEN | PORT0 | PORT1 | PORT2 | PORT3 |
|---------------|-------------------|-----|------|-----------------------------|-----------|-----------|-----------|
| Idle | Internal | 1 | 1 | Port Data ⁽¹⁾ | Port Data | Port Data | Port Data |
| Idle | External | 1 | 1 | Floating | Port Data | Address | Port Data |
| Power Down | Internal | 0 | 0 | Port Data ⁽¹⁾ | Port Data | Port Data | Port Data |
| Power Down | External | 0 | 0 | Floating | Port Data | Port Data | Port Data |

Note: 1. Port 0 can force a "zero" level. A "one" will leave port floating.





ONCE[™] Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C52X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C52X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and PSEN is high.
- Hold ALE low as RST is deactivated.

While the TS80C52X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 16. External Pin Status during ONCE Mode

| ALE | PSEN | Port 0 | Port 1 | Port 2 | Port 3 | XTAL1/2 |
|------------------|------------------|--------|------------------|------------------|------------------|---------|
| Weak pull- up | Weak pull- up | Float | Weak pull- up | Weak pull- up | Weak pull- up | Active |

Power-off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 17.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

Table 17. PCON Register PCON - Power Control Register (87h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|---|-----|-----|-----|----|-----|
| SMOD1 | SMOD0 | - | POF | GF1 | GF0 | PD | IDL |

| Bit Number | Bit Mnemonic | Description |
|---------------|-----------------|---|
| 7 | SMOD1 | Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3. |
| 6 | SMOD0 | Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register. |
| 5 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 4 | POF | Power-off Flag Clear to recognize next reset type. Set by hardware when V _{CC} rises from 0 to its nominal voltage. Can also be set by software. |
| 3 | GF1 | General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. |
| 2 | GF0 | General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. |
| 1 | PD | Power-down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode. |
| 0 | IDL | Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode. |

Reset Value = 00X1 0000b Not bit addressable





Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 18. AUXR Register AUXR - Auxiliary Register (8Eh)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|----|
| - | - | - | - | - | - | - | AO |

| Bit Number | Bit Mnemonic | Description |
|---------------|-----------------|--|
| 7 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 6 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 5 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 4 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 3 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 2 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 1 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 0 | AO | ALE Output bit Clear to restore ALE operation during internal fetches. Set to disable ALE operation during internal fetches. |

Reset Value = XXXX XXX0b Not bit addressable

TS80C52X2

ROM Structure

The TS80C52X2 ROM memory is divided in three different arrays:

- the code array:8 Kbytes.
- the encryption array:64 bytes.
- the signature array:4 bytes.

ROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

Encryption Array

Within the ROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

Program Lock Bits

The lock bits when programmed according to Table 19. will provide different level of protection for the on-chip code and data.

Table 19. Program Lock bits

| Pi | rogram L | ock Bits | | |
|-------------------|----------|----------|-----|---|
| Security level | LB1 | LB2 | LB3 | Protection Description |
| 1 | U | U | U | No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data. |
| 2 | Р | U | U | MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset. |

U: unprogrammed P: programmed

Signature bytes

The TS80C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

Verify Algorithm

Refer to Section "Verify Algorithm".



Control and program signals must be held at the levels indicated in Table 35.

Definition of terms

Address Lines: P1.0-P1.7, P2.0-P2.4 respectively for A0-A12

Data Lines: P0.0-P0.7 for D0-D7


Control Signals: RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA/VPP.

Table 20. EPROM Set-up Modes

| Mode | RST | PSEN | ALE/ PROG | EA/ VPP | P2.6 | P2.7 | P3.3 | P3.6 | P3.7 |
|---|-----|------|--------------|------------|------|------|------|------|------|
| Program Code data | 1 | 0 | T. | 12.75V | 0 | 1 | 1 | 1 | 1 |
| Verify Code data | 1 | 0 | 1 | 1 | 0 | | 0 | 1 | 1 |
| Program Encryption Array Address 0-3Fh | 1 | 0 | П | 12.75V | 0 | 1 | 1 | 0 | 1 |
| Read Signature Bytes | 1 | 0 | 1 | 1 | 0 | 7 | 0 | 0 | 0 |
| Program Lock bit 1 | 1 | 0 | 1J | 12.75V | 1 | 1 | 1 | 1 | 1 |
| Program Lock bit 2 | 1 | 0 | ъ | 12.75V | 1 | 1 | 1 | 0 | 0 |
| Program Lock bit 3 | 1 | 0 | I | 12.75V | 1 | 0 | 1 | 1 | 0 |

Figure 11. Set-Up Modes Configuration



^{*} See Table 31. for proper value on these inputs





DC Parameters for Low Voltage

TA = 0°C to +70°C; V_{SS} = 0 V; V_{CC} = 2.7 V to 5.5V; F = 0 to 30 MHz. TA = -40°C to +85°C; V_{SS} = 0 V; V_{CC} = 2.7 V to 5.5V; F = 0 to 30 MHz.

Table 23. DC Parameters for Low Voltage

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions |
|-----------------------------------|---|---------------------------|--|--|------|---|
| V _{IL} | Input Low Voltage | -0.5 | | 0.2 V _{CC} - 0.1 | V | |
| V _{IH} | Input High Voltage except XTAL1, RST | 0.2 V _{CC} + 0.9 | | V _{CC} + 0.5 | V | |
| V _{IH1} | Input High Voltage, XTAL1, RST | 0.7 V _{CC} | | V _{CC} + 0.5 | V | |
| V _{OL} | Output Low Voltage, ports 1, 2, 3 (6) | | | 0.45 | V | I _{OL} = 0.8 mA ⁽⁴⁾ |
| V _{OL1} | Output Low Voltage, port 0, ALE, PSEN (6) | | | 0.45 | V | I _{OL} = 1.6 mA ⁽⁴⁾ |
| V _{OH} | Output High Voltage, ports 1, 2, 3 | 0.9 V _{CC} | | | V | I _{OH} = -10 μA |
| V _{OH1} | Output High Voltage, port 0, ALE, PSEN | 0.9 V _{CC} | | | V | I _{OH} = -40 μA |
| I _{IL} | Logical 0 Input Current ports 1, 2 and 3 | | | -50 | μΑ | Vin = 0.45V |
| I _{LI} | Input Leakage Current | | | ±10 | μΑ | 0.45V < Vin < V _{CC} |
| I _{TL} | Logical 1 to 0 Transition Current, ports 1, 2, 3 | | | -650 | μΑ | Vin = 2.0 V |
| R _{RST} | RST Pulldown Resistor | 50 | 90 (5) | 200 | kΩ | |
| CIO | Capacitance of I/O Buffer | | | 10 | pF | Fc = 1 MHz Ta = 25°C |
| I _{PD} | Power Down Current | | 20 ⁽⁵⁾ 10 ⁽⁵⁾ | 50 30 | μА | $V_{CC} = 2.0 \text{ V to } 5.5 \text{V}^{(3)}$ $V_{CC} = 2.0 \text{ V to } 3.3 \text{ V}^{(3)}$ |
| I _{CC} under RESET | Power Supply Current Maximum values, X1 mode: (7) | | | 1 + 0.2 Freq (MHz) at12MHz 3.4 at16MHz 4.2 | mA | $V_{CC} = 3.3 V^{(1)}$ |
| I _{CC} operating | Power Supply Current Maximum values, X1 mode: (7) | | | 1 + 0.3 Freq (MHz) at12MHz 4.6 at16MHz 5.8 | mA | $V_{CC} = 3.3 V^{(8)}$ |
| I _{CC} idle | Power Supply Current Maximum values, X1 mode: (7) | | | 0.15 Freq (MHz) + 0.2 at12MHz 2 at16MHz 2.6 | mA | $V_{CC} = 3.3 V^{(2)}$ |

Notes: 1. I_{CC} under reset is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns (see Figure 17.), $V_{IL} = V_{SS} + 0.5V$,

 $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; $\overline{EA} = RST = Port \ 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used..

- 2. Idle I_{CC} is measured with all out<u>put</u> pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; XTAL2 N.C; Port 0 = V_{CC}; EA = RST = V_{SS} (see Figure 15.).
- 3. Power Down I_{CC} is measured with all output pins disconnected; EA = V_{SS}, PORT 0 = V_{CC}; XTAL2 NC.; RST = V_{SS} (see Figure 16.).
- 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.
- 5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port:

Port 0: 26 mA

Ports 1, 2 and 3: 15 mA


Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 7. For other values, please contact your sales office.
- 8. Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , T_{CHCL} = 5 ns (see Figure 17.), V_{IL} = V_{SS} + 0.5V,


 $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; $\overline{EA} = Port \ 0 = V_{CC}$; RST = V_{SS} . The internal ROM runs the code 80 FE (label: SJMP label). I_{CC} would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.

Figure 13. I_{CC} Test Condition, under reset




All other pins are disconnected.

Figure 14. Operating I_{CC} Test Condition



All other pins are disconnected.

Figure 15. I_{CC} Test Condition, Idle Mode




All other pins are disconnected.






Figure 16. I_{CC} Test Condition, Power-down Mode



All other pins are disconnected.

Figure 17. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes



AC Parameters

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low.

 T_{IIPI} = Time for ALE Low to \overline{PSEN} Low.

TA = 0 to +70°C (commercial temperature range); V_{SS} = 0 V; V_{CC} = 5V \pm 10%; -M and -V ranges.

T_A = -40°C to +85°C (industrial temperature range); V_{SS} = 0 V; V_{CC} = 5V \pm 10%; -M and -V ranges.

 $T_A = 0$ to +70°C (commercial temperature range); $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range.

 $T_A = -40^{\circ}C$ to +85°C (industrial temperature range); $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range.

Table 24. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

Table 24. Load Capacitance versus speed range, in pF

| | -M | -V | -L |
|--------------|-----|----|-----|
| Port 0 | 100 | 50 | 100 |
| Port 1, 2, 3 | 80 | 50 | 80 |
| ALE / PSEN | 100 | 30 | 100 |

Table 5., Table 29. and Table 32. give the description of each AC symbols.

Table 27., Table 30. and Table 33. give for each range the AC parameter.



Table 30. AC Parameters for a Fix Clock

| Speed | | M MHz | X2 n 30 l 60 l | V node MHz MHz uiv. | stan mod | V dard le 40 Hz | X2 n 20 l 40 l | L node MHz MHz uiv. | stan mo | L dard ode MHz | Units |
|-------------------|-----|----------|----------------------|---------------------------------|-------------|--------------------------|----------------------|---------------------------------|------------|-------------------------|-------|
| Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| T _{RLRH} | 130 | | 85 | | 135 | | 125 | | 175 | | ns |
| T _{WLWH} | 130 | | 85 | | 135 | | 125 | | 175 | | ns |
| T _{RLDV} | | 100 | | 60 | | 102 | | 95 | | 137 | ns |
| T _{RHDX} | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| T _{RHDZ} | | 30 | | 18 | | 35 | | 25 | | 42 | ns |
| T _{LLDV} | | 160 | | 98 | | 165 | | 155 | | 222 | ns |
| T _{AVDV} | | 165 | | 100 | | 175 | | 160 | | 235 | ns |
| T _{LLWL} | 50 | 100 | 30 | 70 | 55 | 95 | 45 | 105 | 70 | 130 | ns |
| T _{AVWL} | 75 | | 47 | | 80 | | 70 | | 103 | | ns |
| T_{QVWX} | 10 | | 7 | | 15 | | 5 | | 13 | | ns |
| T_{QVWH} | 160 | | 107 | | 165 | | 155 | | 213 | | ns |
| T _{WHQX} | 15 | | 9 | | 17 | | 10 | | 18 | | ns |
| T _{RLAZ} | | 0 | | 0 | | 0 | | 0 | | 0 | ns |
| T _{WHLH} | 10 | 40 | 7 | 27 | 15 | 35 | 5 | 45 | 13 | 53 | ns |

Table 34. AC Parameters for a Variable Clock: Derating Formula

| Symbol | Туре | Standard Clock | X2 Clock | -M | -V | -L | Units |
|-------------------|------|-------------------|----------|-----|-----|-----|-------|
| T _{XLXL} | Min | 12 T | 6 T | | | | ns |
| T _{QVHX} | Min | 10 T - x | 5 T - x | 50 | 50 | 50 | ns |
| T _{XHQX} | Min | 2 T - x | T - x | 20 | 20 | 20 | ns |
| T _{XHDX} | Min | х | х | 0 | 0 | 0 | ns |
| T _{XHDV} | Max | 10 T - x | 5 T- x | 133 | 133 | 133 | ns |

Shift Register Timing Waveforms

Figure 21. Shift Register Timing Waveforms






Table 37. Possible Ordering Entries (Continued)

| Table CT. 1 decible C | J | (| i | | | İ |
|----------------------------|-------------|-----------------|----------------------|-----------------------|---------|---------|
| Part Number ⁽³⁾ | Memory Size | Supply Voltage | Temperature Range | Max Frequency | Package | Packing |
| AT80C32X2-RLTUL | ROMLess | 2.7 to 5.5V | Industrial & Green | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| AT80C32X2-3CSUV | ROMLess | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| AT80C32X2-SLSUV | ROMLess | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| AT80C32X2-RLTUV | ROMLess | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| | | | | | | |
| TS80C52X2zzz-MCA | 8K ROM | 2.7 to 5.5V | Commercial | 40 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS80C52X2zzz-MCB | 8K ROM | 2.7 to 5.5V | Commercial | 40 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS80C52X2zzz-MCC | 8K ROM | 2.7 to 5.5V | Commercial | 40 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS80C52X2zzz-MCE | 8K ROM | 2.7 to 5.5V | Commercial | 40 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS80C52X2zzz-LCA | 8K ROM | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS80C52X2zzz-LCB | 8K ROM | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS80C52X2zzz-LCC | 8K ROM | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS80C52X2zzz-LCE | 8K ROM | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS80C52X2zzz-VCA | 8K ROM | 5V <u>±</u> 10% | Commercial | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| TS80C52X2zzz-VCB | 8K ROM | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| TS80C52X2zzz-VCC | 8K ROM | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | PQFP44 | Tray |
| TS80C52X2zzz-VCE | 8K ROM | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| TS80C52X2zzz-MIA | 8K ROM | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS80C52X2zzz-MIB | 8K ROM | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS80C52X2zzz-MIC | 8K ROM | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS80C52X2zzz-MIE | 8K ROM | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS80C52X2zzz-LIA | 8K ROM | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS80C52X2zzz-LIB | 8K ROM | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS80C52X2zzz-LIC | 8K ROM | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS80C52X2zzz-LIE | 8K ROM | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS80C52X2zzz-VIA | 8K ROM | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| TS80C52X2zzz-VIB | 8K ROM | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| TS80C52X2zzz-VIC | 8K ROM | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PQFP44 | Tray |
| TS80C52X2zzz-VIE | 8K ROM | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| | | | | | | |
| AT80C52X2zzz-3CSUM | 8K ROM | 5V ±10% | Industrial & Green | 40 MHz ⁽¹⁾ | PDIL40 | Stick |
| AT80C52X2zzz-SLSUM | 8K ROM | 5V ±10% | Industrial & Green | 40 MHz ⁽¹⁾ | PLCC44 | Stick |
| AT80C52X2zzz-RLTUM | 8K ROM | 5V ±10% | Industrial & Green | 40 MHz ⁽¹⁾ | VQFP44 | Tray |
| | | | | | | |

 Table 37. Possible Ordering Entries (Continued)

| Part Number ⁽³⁾ | Memory Size | Supply Voltage | Temperature Range | Max Frequency | Package | Packing |
|----------------------------|-------------|----------------|----------------------|-----------------------|---------|---------|
| AT80C52X2zzz-3CSUL | 8K ROM | 2.7 to 5.5V | Industrial & Green | 30 MHz ⁽¹⁾ | PDIL40 | Stick |
| AT80C52X2zzz-SLSUL | 8K ROM | 2.7 to 5.5V | Industrial & Green | 30 MHz ⁽¹⁾ | PLCC44 | Stick |
| AT80C52X2zzz-RLTUL | 8K ROM | 2.7 to 5.5V | Industrial & Green | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| AT80C52X2zzz-3CSUV | 8K ROM | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| AT80C52X2zzz-SLSUV | 8K ROM | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| AT80C52X2zzz-RLTUV | 8K ROM | 5V ±10% | Industrial & Green | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| | | | | | | |
| TS87C52X2-MCA | 8K OTP | 5V ±10% | Commercial | 40 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS87C52X2-MCB | 8K OTP | 5V ±10% | Commercial | 40 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS87C52X2-MCC | 8K OTP | 5V ±10% | Commercial | 40 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS87C52X2-MCE | 8K OTP | 5V ±10% | Commercial | 40 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS87C52X2-LCA | 8K OTP | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS87C52X2-LCB | 8K OTP | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PLC44 | Stick |
| TS87C52X2-LCC | 8K OTP | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS87C52X2-LCE | 8K OTP | 2.7 to 5.5V | Commercial | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS87C52X2-VCA | 8K OTP | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| TS87C52X2-VCB | 8K OTP | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| TS87C52X2-VCC | 8K OTP | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | PQFP44 | Tray |
| TS87C52X2-VCE | 8K OTP | 5V ±10% | Commercial | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| TS87C52X2-MIA | 8K OTP | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS87C52X2-MIB | 8K OTP | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS87C52X2-MIC | 8K OTP | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS87C52X2-MIE | 8K OTP | 5V ±10% | Industrial | 40 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS87C52X2 -LIA | 8K OTP | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PDIL40 | Stick |
| TS87C52X2 -LIB | 8K OTP | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PLCC44 | Stick |
| TS87C52X2-LIC | 8K OTP | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | PQFP44 | Tray |
| TS87C52X2-LIE | 8K OTP | 2.7 to 5.5V | Industrial | 30 MHz ⁽¹⁾ | VQFP44 | Tray |
| TS87C52X2-VIA | 8K OTP | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PDIL40 | Stick |
| TS87C52X2-VIB | 8K OTP | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PLCC44 | Stick |
| TS87C52X2-VIC | 8K OTP | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | PQFP44 | Tray |
| TS87C52X2-VIE | 8K OTP | 5V ±10% | Industrial | 60 MHz ⁽³⁾ | VQFP44 | Tray |
| | | | | | | |
| | | | | | | |





Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or

© Atmel Corporation 2006. All rights reserved. Atmel®, logo and combinations thereof, are registered trademarks, and Everywhere You Are® are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

4184G–8051–09/06