



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21336mnfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Overview R8C/33M Group

Table 1.2 Specifications for R8C/33M Group (2)

Item	Function	Specification				
Serial	UART0, UART1	Clock synchronous serial I/O/UART x 2 channel				
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus),				
		multiprocessor communication function				
Synchronous S		1 (shared with I ² C-bus)				
Communication	n Unit (SSU)					
I ² C bus		1 (shared with SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)				
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode				
D/A Converter		8-bit resolution x 2 circuits				
Comparator A		2 circuits (shared with voltage monitor 1 and voltage monitor 2)				
		External reference voltage input available				
Comparator B		2 circuits				
Flash Memory		• Programming and erasure voltage: VCC = 2.7 to 5.5 V				
		Programming and erasure endurance: 10,000 times (data flash)				
		1,000 times (program ROM)				
		Program security: ROM code protect, ID code check				
		Debug functions: On-chip debug, on-board flash rewrite function				
		Background operation (BGO) function				
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)				
Voltage		f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)				
Current Consu	mption	Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)				
		Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))				
		Typ. 2.0 μ A (VCC = 3.0 V, wall mode (I(XCIIV) = 32 KI I2))				
Operating Amb	pient Temperature	-20 to 85°C (N version)				
		-40 to 85°C (D version) (1)				
Package		32-pin LQFP				
		Package code: PLQP0032GB-A (previous code: 32P6U-A)				

Note:
 1. Specify the D version if D version functions are to be used.

R8C/33M Group 1. Overview

1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	_	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	1	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	1	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	1	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

 $^{{\}bf 1.} \ \ {\bf Refer} \ to \ the \ oscillator \ manufacturer \ for \ oscillation \ characteristics.$

R8C/33M Group 1. Overview

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	0	Comparator A output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

R8C/33M Group 3. Memory

3. Memory

3.1 R8C/33M Group


Figure 3.1 is a Memory Map of R8C/33M Group. The R8C/33M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

5		Internal ROM	Internal RAM		
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21331MNFP, R5F21331MDFP	4 Kbytes	0F000h	_	512 bytes	005FFh
R5F21332MNFP, R5F21332MDFP	8 Kbytes	0E000h	_	1 Kbyte	007FFh
R5F21334MNFP, R5F21334MDFP	16 Kbytes	0C000h	_	1.5 Kbytes	009FFh
R5F21335MNFP, R5F21335MDFP	24 Kbytes	0A000h	_	2 Kbytes	00BFFh
R5F21336MNFP, R5F21336MDFP	32 Kbytes	08000h	_	2.5 Kbytes	00DFFh

Figure 3.1 Memory Map of R8C/33M Group

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
004111 0042h	Trastrivientory Ready interrupt Control Register	TWINDTIC	AAAAAOOOD
0042h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004En	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b XXXXXX000b
	330 interrupt Control Register / IIC bus interrupt Control Register (2)	33010 / 11010	AAAAA000b
0050h	LIADTO Teconomia lotore established and the lateral position	COTIC	VVVVVocal
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
0055h	INT3 Interrupt Control Register	INT3IC	XX00X000b
005An	int 3 interrupt Control Register	1111310	AA00A000D
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h		+	+
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			<u> </u>
0070h			1
0071h	Voltage Monitor 1/Compare A1 Interrupt Control Register	VCMP1IC	XXXXX000b
	Voltage Monitor 1/Compare A1 Interrupt Control Register Voltage Monitor 2/Compare A2 Interrupt Control Register		
0073h	voltage Monitor Z/Compare AZ Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007An			
001011			
007Ch			I
007Ch			
007Dh			

X: Undefined

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (6) (1) Table 4.6

	Register	Symbol	After Reset
0140h	· ·	·	
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0150h			
0157H			
0159h			
0159H			
015An			
015Ch			
015Dh			
015011			
015Eh 015Fh			
01001	HADTA Transcrit/Descrive Manda Descritor	LIAMD	001-
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
		LIADDO	VVL
0161h	UART1 Bit Rate Register	U1BRG	XXh
0161h 0162h	UART1 Bit Rate Register UART1 Transmit Buffer Register	U1BRG U1TB	XXh
0163h		U1TB	XXh XXh
0163h 0164h		U1TB U1C0	XXh XXh 00001000b
0163h 0164h 0165h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b
0163h 0164h 0165h 0166h		U1TB U1C0	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b
0163h 0164h 0165h 0166h 0167h 0168h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 01770h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 01771h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 01771h 0172h 0173h 0174h 0175h 0176h 0177h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 0168h 016Bh 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 01778h 01778h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0178h 0178h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 0168h 016Bh 016Ch 016Eh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 0178h 0179h 0178h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0178h 0179h 0178h 0179h 0178h 0178h 0178h 0178h 0178h 0178h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0179h 0178h 0179h 0178h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1TB U1C0 U1C1	XXh XXh 00001000b 00000010b XXh

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

abie 4.5	SEK IIIIOIIIIalioii (9) (1)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h 2C0Ah	DTC Transfer Vector Area		XXh XXh
2CUAN :	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	D 10 Oomiloi Bala o	51050	XXh
2C42h	1		XXh
2C43h	1		XXh
2C44h	1		XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h	D TO GOTHLOT BUILD T	51651	XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	B 10 Common Batta 2	51052	XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	D TO GOTHLOT BUILD O	21020	XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh	1		XXh
2C5Fh	1		XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	1		XXh
2C62h	1		XXh
2C63h	1		XXh
2C64h	1		XXh
2C65h	1		XXh
2C66h	1		XXh
2C67h	1		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	_ : 5 55,000 5000 5	2.353	XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
2C6Dh	1		XXh
2C6Eh	1		XXh
2C6Fh	1		XXh
	1		1 X X II

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10**

	or transcription (10)		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	2 10 common bana c	2.020	XXh
2C82h	1		XXh
2C83h	1		XXh
2C84h	1		XXh
2C85h	1		XXh
2C86h	1		XXh
2C87h			XXh
	DTC Control Data 9	DTCD9	XXh
2C88h	DTC Control Data 9	DICD9	
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1	_	XXh
2CA2h	1		XXh
2CA3h	1		XXh
2CA4h	1		XXh
2CA5h	1		XXh
2CA6h	1		XXh
2CA7h	1		XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h	510 COMO Data 10	510013	XXh
2CA9II 2CAAh	1		XXh
2CAAn 2CABh	4		XXh
	-		
2CACh	1		XXh
3C V D L	1		VVh
2CADh			XXh
2CADh 2CAEh 2CAFh			XXh XXh XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Cono	litions		Standard		Unit
Symbol	Parameter		Cond	iilions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC		=	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	=	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	=	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	-	=	±2	LSB
φAD	A/D conversion clock		4.0 ≤ Vref = AVCC ≤ 5	.5 V (2)	2	=	20	MHz
			$3.2 \le Vref = AVCC \le 5$.5 V ⁽²⁾	2	=	16	MHz
			2.7 ≤ Vref = AVCC ≤ 5	.5 V ⁽²⁾	2	-	10	MHz
			2.2 ≤ Vref = AVCC ≤ 5	.5 V ⁽²⁾	2	-	5	MHz
_	Tolerance level impedance				-	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	ı	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		8.0	_	_	μS
lVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	_	μΑ
Vref	Reference voltage				2.2	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Cymphol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
=	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	39.4	40	40.6	MHz
	High-speed on-chip oscillator frequency when	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	39.4	40	40.6	MHz
		Vcc = 1.8 V to 5.5 V Topr =25°C	39.6	40	40.4	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
		Vcc = 1.8 V to 5.5 V Topr =25°C	36.495	36.864	37.233	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
		Vcc = 1.8 V to 5.5 V Topr =25°C	31.68	32	32.32	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	100	450	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	500	-	μА

Notes:

- 1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μА
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
=	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), unless otherwise specified.

Table 5.15 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Ç	Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Uill
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾ – 2,000		2,000	μS		

- The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
 Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cumbal	Paramete	_	Conditions		Stand	lard	Unit
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	Э		4	-	-	tcyc (2)
tHI	SSCK clock "H" width			0.4	-	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tcyc (2)
	time	Slave		-	-	1	μS
tFALL	SSCK clock falling	Master		=	-	1	tcyc (2)
	time	Slave		-	_	1	μS
tsu	SSO, SSI data input s	etup time		100			ns
tH	SSO, SSI data input h	old time		1			tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	_	-	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data output	delay time		=	-	1	tcyc (2)
tsa	SSI slave access time)	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_	-	1.5tcyc + 200	ns
tor	SSI slave out open tin	ne	2.7 V ≤ Vcc ≤ 5.5 V	=	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	-	1.5tcyc + 200	ns

Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 1tcyc = 1/f1(s)

Table 5.18 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol		Parameter	Condition		Sta	andard		Unit
Symbol		Parameter	Condition		Min.	Тур.	Max.	Offit
Voн	Output	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	"H" voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Vcc = 5 V	IoH = -200 μA	1.0	-	Vcc	V
Vol	Output	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	-	2.0	V
	"L" voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	-	_	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCICC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET	Vcc = 5.0 V		0.1	1.2	_	V V
lін	Input "H" cur	rent	VI = 5 V, Vcc = 5.0 V		=	-	5.0	μА
lı∟	Input "L" cur	rent	VI = 0 V, Vcc = 5.0 V		-	-	-5.0	μА
RPULLUP	Pull-up resis	tance	VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	-	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	-	_	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) $/ -40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
	Faranetei	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
tWH(XCIN)	XCIN input "H" width	7	-	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.27 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Uill
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width	120	=	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 Serial Interface	ce
-----------------------------	----

Symbol		Parameter	Stan	Standard Min. Max.	
Symbol		Farameter	Min.		
tc(CK)	CLKi input cycle time	When external clock is selected	300	-	ns
tw(ckh)	CLKi input "H" width		150	=	ns
tW(CKL)	CLKi Input "L" width		150	=	ns
td(C-Q)	TXDi output delay time		=	120	ns
th(C-Q)	TXDi hold time		0	=	ns
tsu(D-C)	RXDi input setup time		30	=	ns
th(C-D)	RXDi input hold time		90	=	ns
td(C-Q)	TXDi output delay time	When internal clock is selected	=	30	ns
tsu(D-C)	RXDi input setup time		120	=	ns
th(C-D)	RXDi input hold time		90	=	ns

i = 0 to 2Note:

1. Vcc = 3 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter	Stan	Standard	
Symbol	Falanielei	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width		-	ns
tW(INL)	INTi input "L" width, Kli input "L" width 380 ⁽²⁾ −		ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.34 Seria	al Interface
------------------	--------------

Symbol		Parameter	Stan	Standard Min. Max.	
Symbol		Farameter	Min.		
tc(CK)	CLKi input cycle time	When external clock is selected	800	-	ns
tW(CKH)	CLKi input "H" width		400	=	ns
tW(CKL)	CLKi input "L" width		400	=	ns
td(C-Q)	TXDi output delay time		=	200	ns
th(C-Q)	TXDi hold time		0	=	ns
tsu(D-C)	RXDi input setup time		150	=	ns
th(C-D)	RXDi input hold time		90	=	ns
td(C-Q)	TXDi output delay time	When internal clock is selected	=	200	ns
tsu(D-C)	RXDi input setup time		150	=	ns
th(C-D)	RXDi input hold time		90	=	ns

i = 0 to 2

Note:

1. Vcc = 2.2 V and $Topr = -20 \text{ to } 85 \,^{\circ}\text{C}$ (N version)/ $-40 \text{ to } 85 \,^{\circ}\text{C}$ (D version), unless otherwise specified.




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.35 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Oill
tw(INH)	ĪNTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/33M Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY	R8C/33M Group Datasheet
------------------	-------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Sep 28, 2010	ĺ	First Edition issued
0.20	Feb 15, 2011	34	Table 5.11 revised, Note 2 added
		35	Table 5.13 and Table 5.14 revised
		41	Table 5.18 revised
		49	Table 5.30 revised
1.00	Jun 27, 2011	All pages	"Preliminary", "Under development" deleted
		4	Table 1.3 "(D): Under development" deleted
		27	Table 5.2 revised
		34	Table 5.11 revised
		35	Table 5.13 revised
		43	Table 5.20 revised
		44	Table 5.22 Note 1 added
		47	Table 5.26 revised
		48	Table 5.28 Note 1 added
		51	Table 5.32 revised
		52	Table 5.34 Note 1 added

All trademarks and registered trademarks are the property of their respective owners.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.