



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	AVR
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	45
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 11x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/at32uc3c2512c-a2ut">https://www.e-xfl.com/product-detail/microchip-technology/at32uc3c2512c-a2ut</a>

## 1. Description

The AT32UC3C is a complete System-On-Chip microcontroller based on the AVR32UC RISC processor running at frequencies up to 66 MHz. AVR32UC is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density and high performance.

The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller for supporting modern operating systems and real-time operating systems. Using the Secure Access Unit (SAU) together with the MPU provides the required security and integrity.

Higher computation capabilities are achievable either using a rich set of DSP instructions or using the floating-point instructions.

The AT32UC3C incorporates on-chip Flash and SRAM memories for secure and fast access. For applications requiring additional memory, an external memory interface is provided on AT32UC3C0 derivatives.

The Memory Direct Memory Access controller (MDMA) enables transfers of block of data from memories to memories without processor involvement.

The Peripheral Direct Memory Access (PDCA) controller enables data transfers between peripherals and memories without processor involvement. The PDCA drastically reduces processing overhead when transferring continuous and large data streams.

The AT32UC3C incorporates on-chip Flash and SRAM memories for secure and fast access. The FlashVault technology allows secure libraries to be programmed into the device. The secure libraries can be executed while the CPU is in Secure State, but not read by non-secure software in the device. The device can thus be shipped to end customers, who are able to program their own code into the device, accessing the secure libraries, without any risk of compromising the proprietary secure code.

The Power Manager improves design flexibility and security. Power monitoring is supported by on-chip Power-On Reset (POR), Brown-Out Detectors (BOD18, BOD33, BOD50). The CPU runs from the on-chip RC oscillators, the PLLs, or the Multipurpose Oscillators. The Asynchronous Timer (AST) combined with the 32 KHz oscillator keeps track of the time. The AST can operate in counter or calendar mode.

The device includes six identical 16-bit Timer/Counter (TC) channels. Each channel can be independently programmed to perform frequency measurement, event counting, interval measurement, pulse generation, delay timing, and pulse width modulation.

The PWM module provides four channels with many configuration options including polarity, edge alignment and waveform non overlap control. The PWM channels can operate independently, with duty cycles set independently from each other, or in interlinked mode, with multiple channels updated at the same time. It also includes safety feature with fault inputs and the ability to lock the PWM configuration registers and the PWM pin assignment.

The AT32UC3C also features many communication interfaces for communication intensive applications. In addition to standard serial interfaces like UART, SPI or TWI, other interfaces like flexible CAN, USB and Ethernet MAC are available. The USART supports different communication modes, like SPI mode and LIN mode.


The Inter-IC Sound Controller (I2SC) provides a 5-bit wide, bidirectional, synchronous, digital audio link with off-chip audio devices. The controller is compliant with the I2S bus specification.




## 2. Overview

### 2.1 Block diagram

Figure 2-1. Block diagram



**Figure 3-3.** LQFP144 Pinout


**Table 3-1.** GPIO Controller Function Multiplexing

TQFP / QFN 64	TQFP 100	LQFP 144	PIN	G P I O	Supply	Pin Type <sup>(1)</sup>	GPIO function					
							A	B	C	D	E	F
			14	PB11	43	VDDIO1	x1/x2	USART1 - DSR	SPI0 - MISO	PWM - PWMH[1]		
			15	PB12	44	VDDIO1	x1/x2	USART1 - DCD	SPI0 - SCK	PWM - PWML[2]		
			16	PB13	45	VDDIO1	x1/x2	USART1 - RI	SPI0 - NPCS[0]	PWM - PWMH[2]		MACB - RX_ER
			17	PB14	46	VDDIO1	x1/x2	USART1 - RTS	SPI0 - NPCS[1]	PWM - PWML[3]		MACB - MDC
			18	PB15	47	VDDIO1	x1/x2	USART1 - CTS	USART1 - CLK	PWM - PWMH[3]		MACB - MDIO
			19	PB16	48	VDDIO1	x1/x2	USART1 - RXD	SPI0 - NPCS[2]	PWM - EXT_FAULTS[0]		CANIF - RXLINE[0]
			20	PB17	49	VDDIO1	x1/x2	USART1 - TXD	SPI0 - NPCS[3]	PWM - EXT_FAULTS[1]		CANIF - TXLINE[0]
			57	PB18	50	VDDIO2	x1/x2	TC0 - CLK2		EIC - EXTINT[4]		
	42	58	PB19	51	VDDIO2	x1/x2	TC0 - A0	SPI1 - MOSI	IISC - ISDO			MACB - CRS
	43	59	PB20	52	VDDIO2	x1/x2	TC0 - B0	SPI1 - MISO	IISC - ISDI	ACIFA1 - ACAOUT		MACB - COL
	44	60	PB21	53	VDDIO2	x2/x4	TC0 - CLK1	SPI1 - SCK	IISC - IMCK	ACIFA1 - ACBOUT		MACB - RXD[2]
	45	61	PB22	54	VDDIO2	x1/x2	TC0 - A1	SPI1 - NPCS[3]	IISC - ISCK	SCIF - GCLK[0]		MACB - RXD[3]
	46	62	PB23	55	VDDIO2	x1/x2	TC0 - B1	SPI1 - NPCS[2]	IISC - IWS	SCIF - GCLK[1]		MACB - RX_CLK
		63	PB24	56	VDDIO2	x1/x2	TC0 - CLK0	SPI1 - NPCS[1]				
		64	PB25	57	VDDIO2	x1/x2	TC0 - A2	SPI1 - NPCS[0]	PEVC - PAD_EVT [8]			
		65	PB26	58	VDDIO2	x2/x4	TC0 - B2	SPI1 - SCK	PEVC - PAD_EVT [9]			MACB - TX_EN
		66	PB27	59	VDDIO2	x1/x2	QDEC0 - QEPA	SPI1 - MISO	PEVC - PAD_EVT [10]	TC1 - CLK0		MACB - TXD[0]
		67	PB28	60	VDDIO2	x1/x2	QDEC0 - QEPB	SPI1 - MOSI	PEVC - PAD_EVT [11]	TC1 - B0		MACB - TXD[1]
		68	PB29	61	VDDIO2	x1/x2	QDEC0 - QEPI	SPI0 - NPCS[0]	PEVC - PAD_EVT [12]	TC1 - A0		
31	47	69	PB30	62	VDDIO2	x1						
32	48	70	PB31	63	VDDIO2	x1						
	49	71	PC00	64	VDDIO2	x1/x2	USBC - ID	SPI0 - NPCS[1]	USART2 - CTS	TC1 - B2		CANIF - TXLINE[1]
	50	72	PC01	65	VDDIO2	x1/x2	USBC - VBOF	SPI0 - NPCS[2]	USART2 - RTS	TC1 - A2		CANIF - RXLINE[1]



**Table 3-1.** GPIO Controller Function Multiplexing

TQFP / QFN 64	TQFP 100	LQFP 144	PIN	G P I O	Supply	Pin Type <sup>(1)</sup>	GPIO function					
							A	B	C	D	E	F
	72	97	PC24	88	VDDIO3	x1/x2	QDEC1 - QEPA	CANIF - TXLINE[1]	EBI - DATA[5]	PEVC - PAD_EVT [4]		
		98	PC25	89	VDDIO3	x1/x2		TC1 - CLK2	EBI - DATA[6]	SCIF - GCLK[0]	USART4 - TXD	
		99	PC26	90	VDDIO3	x1/x2	QDEC1 - QEPI	TC1 - B2	EBI - DATA[7]	SCIF - GCLK[1]	USART4 - RXD	
		100	PC27	91	VDDIO3	x1/x2		TC1 - A2	EBI - DATA[8]	EIC - EXTINT[0]	USART4 - CTS	
		101	PC28	92	VDDIO3	x1/x2	SPI1 - NPCS[3]	TC1 - CLK1	EBI - DATA[9]		USART4 - RTS	
		102	PC29	93	VDDIO3	x1/x2	SPI0 - NPCS[1]	TC1 - B1	EBI - DATA[10]			
		105	PC30	94	VDDIO3	x1/x2	SPI0 - NPCS[2]	TC1 - A1	EBI - DATA[11]			
	73	106	PC31	95	VDDIO3	x1/x2	SPI0 - NPCS[3]	TC1 - B0	EBI - DATA[12]	PEVC - PAD_EVT [5]	USART4 - CLK	
47	74	107	PD00	96	VDDIO3	x1/x2	SPI0 - MOSI	TC1 - CLK0	EBI - DATA[13]	QDEC0 - QEPI	USART0 - TXD	
48	75	108	PD01	97	VDDIO3	x1/x2	SPI0 - MISO	TC1 - A0	EBI - DATA[14]	TC0 - CLK1	USART0 - RXD	
49	76	109	PD02	98	VDDIO3	x2/x4	SPI0 - SCK	TC0 - CLK2	EBI - DATA[15]	QDEC0 - QEPA		
50	77	110	PD03	99	VDDIO3	x1/x2	SPI0 - NPCS[0]	TC0 - B2	EBI - ADDR[0]	QDEC0 - QEpb		
		111	PD04	100	VDDIO3	x1/x2	SPI0 - MOSI		EBI - ADDR[1]			
		112	PD05	101	VDDIO3	x1/x2	SPI0 - MISO		EBI - ADDR[2]			
		113	PD06	102	VDDIO3	x2/x4	SPI0 - SCK		EBI - ADDR[3]			
	78	114	PD07	103	VDDIO3	x1/x2	USART1 - DTR	EIC - EXTINT[5]	EBI - ADDR[4]	QDEC0 - QEPI	USART4 - TXD	
	79	115	PD08	104	VDDIO3	x1/x2	USART1 - DSR	EIC - EXTINT[6]	EBI - ADDR[5]	TC1 - CLK2	USART4 - RXD	
	80	116	PD09	105	VDDIO3	x1/x2	USART1 - DCD	CANIF - RXLINE[0]	EBI - ADDR[6]	QDEC0 - QEPA	USART4 - CTS	
	81	117	PD10	106	VDDIO3	x1/x2	USART1 - RI	CANIF - TXLINE[0]	EBI - ADDR[7]	QDEC0 - QEpb	USART4 - RTS	
53	84	120	PD11	107	VDDIO3	x1/x2	USART1 - TXD	USBC - ID	EBI - ADDR[8]	PEVC - PAD_EVT [6]	MACB - TXD[0]	
54	85	121	PD12	108	VDDIO3	x1/x2	USART1 - RXD	USBC - VBOF	EBI - ADDR[9]	PEVC - PAD_EVT [7]	MACB - TXD[1]	
55	86	122	PD13	109	VDDIO3	x2/x4	USART1 - CTS	USART1 - CLK	EBI - SDCK	PEVC - PAD_EVT [8]	MACB - RXD[0]	
56	87	123	PD14	110	VDDIO3	x1/x2	USART1 - RTS	EIC - EXTINT[7]	EBI - ADDR[10]	PEVC - PAD_EVT [9]	MACB - RXD[1]	

**Figure 4-2.** The AVR32UC Pipeline

#### 4.3.2 AVR32A Microarchitecture Compliance

AVR32UC implements an AVR32A microarchitecture. The AVR32A microarchitecture is targeted at cost-sensitive, lower-end applications like smaller microcontrollers. This microarchitecture does not provide dedicated hardware registers for shadowing of register file registers in interrupt contexts. Additionally, it does not provide hardware registers for the return address registers and return status registers. Instead, all this information is stored on the system stack. This saves chip area at the expense of slower interrupt handling.

##### 4.3.2.1 Interrupt Handling

Upon interrupt initiation, registers R8-R12 are automatically pushed to the system stack. These registers are pushed regardless of the priority level of the pending interrupt. The return address and status register are also automatically pushed to stack. The interrupt handler can therefore use R8-R12 freely. Upon interrupt completion, the old R8-R12 registers and status register are restored, and execution continues at the return address stored popped from stack.

The stack is also used to store the status register and return address for exceptions and *scall*. Executing the *rete* or *rets* instruction at the completion of an exception or system call will pop this status register and continue execution at the popped return address.

##### 4.3.2.2 Java Support

AVR32UC does not provide Java hardware acceleration.

##### 4.3.2.3 Floating Point Support

A fused multiply-accumulate Floating Point Unit (FPU), performing a multiply and accumulate as a single operation with no intermediate rounding, thereby increasing precision is provided. The floating point hardware conforms to the requirements of the C standard, which is based on the IEEE 754 floating point standard.

##### 4.3.2.4 Memory Protection

The MPU allows the user to check all memory accesses for privilege violations. If an access is attempted to an illegal memory address, the access is aborted and an exception is taken. The MPU in AVR32UC is specified in the AVR32UC Technical Reference manual.

#### 4.3.2.5 *Unaligned Reference Handling*

AVR32UC does not support unaligned accesses, except for doubleword accesses. AVR32UC is able to perform word-aligned *st.d* and *ld.d*. Any other unaligned memory access will cause an address exception. Doubleword-sized accesses with word-aligned pointers will automatically be performed as two word-sized accesses.

The following table shows the instructions with support for unaligned addresses. All other instructions require aligned addresses.

**Table 4-1.** Instructions with Unaligned Reference Support

Instruction	Supported Alignment
ld.d	Word
st.d	Word

#### 4.3.2.6 *Unimplemented Instructions*

The following instructions are unimplemented in AVR32UC, and will cause an Unimplemented Instruction Exception if executed:

- All SIMD instructions
- All coprocessor instructions if no coprocessors are present
- retj, incjosp, popjc, pushjc
- tlbr, tlbs, tlbw
- cache

#### 4.3.2.7 *CPU and Architecture Revision*

Three major revisions of the AVR32UC CPU currently exist. The device described in this datasheet uses CPU revision 3.

The Architecture Revision field in the CONFIG0 system register identifies which architecture revision is implemented in a specific device.

AVR32UC CPU revision 3 is fully backward-compatible with revisions 1 and 2, ie. code compiled for revision 1 or 2 is binary-compatible with revision 3 CPUs.

## 4.4 Programming Model

#### **4.4.1 Register File Configuration**

The AVR32UC register file is shown below.

**Figure 4-3.** The AVR32UC Register File

#### 4.4.2 Status Register Configuration

The Status Register (SR) is split into two halfwords, one upper and one lower, see [Figure 4-4](#) and [Figure 4-5](#). The lower word contains the C, Z, N, V, and Q condition code flags and the R, T, and L bits, while the upper halfword contains information about the mode and state the processor executes in. Refer to the *AVR32 Architecture Manual* for details.

**Figure 4-4.** The Status Register High Halfword

The diagram illustrates the bit layout of the CPU Control Register (CCR). The register is divided into two main sections: Bit 31 (left) and Bit 16 (right).

**Bit 31:**

- SS:** Set to 0.
- :** Set to 0.
- :** Set to 0.
- DM:** Set to 0.
- D:** Set to 0.
- :** Set to 0.
- M2:** Set to 0.
- M1:** Set to 0.
- M0:** Set to 1.
- EM:** Set to 1.
- I3M:** Set to 0.
- I2M:** Set to 0.
- I1M:** Set to 0.
- I0M:** Set to 0.
- GM:** Set to 1.

**Bit 16:**

- Bit name:** Global Interrupt Mask, Interrupt Level 0 Mask, Interrupt Level 1 Mask, Interrupt Level 2 Mask, Interrupt Level 3 Mask, Exception Mask, Mode Bit 0, Mode Bit 1, Mode Bit 2, Reserved, Debug State, Debug State Mask, Reserved, Secure State.
- Initial value:** 0000000000000000000000001

Annotations show that bits 31-21 correspond to the initial value, while bits 20-0 correspond to the bit names listed on the right. A bracket under bits 31-21 points to the initial value, and another bracket under bits 20-0 points to the bit names.

The following GPIO registers are mapped on the local bus:

**Table 5-4.** Local bus mapped GPIO registers

Port	Register	Mode	Local Bus Address	Access
A	Output Driver Enable Register (ODER)	WRITE	0x40000040	Write-only
		SET	0x40000044	Write-only
		CLEAR	0x40000048	Write-only
		TOGGLE	0x4000004C	Write-only
	Output Value Register (OVR)	WRITE	0x40000050	Write-only
		SET	0x40000054	Write-only
		CLEAR	0x40000058	Write-only
		TOGGLE	0x4000005C	Write-only
	Pin Value Register (PVR)	-	0x40000060	Read-only
	Output Driver Enable Register (ODER)	WRITE	0x40000140	Write-only
		SET	0x40000144	Write-only
		CLEAR	0x40000148	Write-only
		TOGGLE	0x4000014C	Write-only
B	Output Value Register (OVR)	WRITE	0x40000150	Write-only
		SET	0x40000154	Write-only
		CLEAR	0x40000158	Write-only
		TOGGLE	0x4000015C	Write-only
	Pin Value Register (PVR)	-	0x40000160	Read-only
	Output Driver Enable Register (ODER)	WRITE	0x40000240	Write-only
		SET	0x40000244	Write-only
		CLEAR	0x40000248	Write-only
		TOGGLE	0x4000024C	Write-only
C	Output Value Register (OVR)	WRITE	0x40000250	Write-only
		SET	0x40000254	Write-only
		CLEAR	0x40000258	Write-only
		TOGGLE	0x4000025C	Write-only
	Pin Value Register (PVR)	-	0x40000260	Read-only

## 7.5 I/O Pin Characteristics

**Table 7-6.** Normal I/O Pin Characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
$R_{PULLUP}$	Pull-up resistance	$V_{VDD} = 3V$	5		26	kOhm
		$V_{VDD} = 5V$	5		16	kOhm
$R_{PULLDOWN}$	Pull-down resistance		2		16	kOhm
$V_{IL}$	Input low-level voltage	$V_{VDD} = 3V$			$0.3*V_{VDDIO}$	V
		$V_{VDD} = 4.5V$			$0.3*V_{VDDIO}$	
$V_{IH}$	Input high-level voltage	$V_{VDD} = 3.6V$	0.7* $V_{VDDIO}$			V
		$V_{VDD} = 5.5V$	0.7* $V_{VDDIO}$			
$V_{OL}$	Output low-level voltage	$I_{OL} = -3.5mA$ , pin drive x1 <sup>(2)</sup>				V
		$I_{OL} = -7mA$ , pin drive x2 <sup>(2)</sup>				
		$I_{OL} = -14mA$ , pin drive x4 <sup>(2)</sup>				
$V_{OH}$	Output high-level voltage	$I_{OH} = 3.5mA$ , pin drive x1 <sup>(2)</sup>				V
		$I_{OH} = 7mA$ , pin drive x2 <sup>(2)</sup>				
		$I_{OH} = 14mA$ , pin drive x4 <sup>(2)</sup>				
$f_{MAX}$	Output frequency <sup>(3)</sup>	$V_{VDD} = 3.0V$	load = 10pF, pin drive x1 <sup>(2)</sup>		35	MHz
			load = 10pF, pin drive x2 <sup>(2)</sup>		55	
			load = 10pF, pin drive x4 <sup>(2)</sup>		70	
			load = 30pF, pin drive x1 <sup>(2)</sup>		15	
			load = 30pF, pin drive x2 <sup>(2)</sup>		30	
			load = 30pF, pin drive x4 <sup>(2)</sup>		45	
		$V_{VDD} = 4.5V$	load = 10pF, pin drive x1 <sup>(2)</sup>		50	
			load = 10pF, pin drive x2 <sup>(2)</sup>		80	
			load = 10pF, pin drive x4 <sup>(2)</sup>		95	
			load = 30pF, pin drive x1 <sup>(2)</sup>		25	
			load = 30pF, pin drive x2 <sup>(2)</sup>		40	
			load = 30pF, pin drive x4 <sup>(2)</sup>		65	

**Table 7-6.** Normal I/O Pin Characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
$t_{RISE}$	Rise time <sup>(3)</sup>	$V_{VDD} = 3.0\text{V}$	load = 10pF, pin drive x1 <sup>(2)</sup>		7.7	ns
			load = 10pF, pin drive x2 <sup>(2)</sup>		3.4	
			load = 10pF, pin drive x4 <sup>(2)</sup>		1.9	
			load = 30pF, pin drive x1 <sup>(2)</sup>		16	
			load = 30pF, pin drive x2 <sup>(2)</sup>		7.5	
			load = 30pF, pin drive x4 <sup>(2)</sup>		3.8	
		$V_{VDD} = 4.5\text{V}$	load = 10pF, pin drive x1 <sup>(2)</sup>		5.3	
			load = 10pF, pin drive x2 <sup>(2)</sup>		2.4	
			load = 10pF, pin drive x4 <sup>(2)</sup>		1.3	
			load = 30pF, pin drive x1 <sup>(2)</sup>		11.1	
			load = 30pF, pin drive x2 <sup>(2)</sup>		5.2	
			load = 30pF, pin drive x4 <sup>(2)</sup>		2.7	
$t_{FALL}$	Fall time <sup>(3)</sup>	$V_{VDD} = 3.0\text{V}$	load = 10pF, pin drive x1 <sup>(2)</sup>		7.6	ns
			load = 10pF, pin drive x2 <sup>(2)</sup>		3.5	
			load = 10pF, pin drive x4 <sup>(2)</sup>		1.9	
			load = 30pF, pin drive x1 <sup>(2)</sup>		15.8	
			load = 30pF, pin drive x2 <sup>(2)</sup>		7.3	
			load = 30pF, pin drive x4 <sup>(2)</sup>		3.8	
		$V_{VDD} = 4.5\text{V}$	load = 10pF, pin drive x1 <sup>(2)</sup>		5.2	
			load = 10pF, pin drive x2 <sup>(2)</sup>		2.4	
			load = 10pF, pin drive x4 <sup>(2)</sup>		1.4	
			load = 30pF, pin drive x1 <sup>(2)</sup>		10.9	
			load = 30pF, pin drive x2 <sup>(2)</sup>		5.1	
			load = 30pF, pin drive x4 <sup>(2)</sup>		2.7	
$I_{LEAK}$	Input leakage current	Pull-up resistors disabled			1.0	$\mu\text{A}$
$C_{IN}$	Input capacitance	PA00-PA29, PB00-PB31, PC00-PC01, PC08-PC31, PD00-PD30		7.5		$\text{pF}$
		PC02, PC03, PC04, PC05, PC06, PC07		2		

- Note:
- $V_{VDD}$  corresponds to either  $V_{VDDIO1}$ ,  $V_{VDDIO2}$ ,  $V_{VDDIO3}$ , or  $V_{VDDANA}$ , depending on the supply for the pin. Refer to [Section 3-1 on page 11](#) for details.
  - drive x1 capability pins are: PB00, PB01, PB02, PB03, PB30, PB31, PC02, PC03, PC04, PC05, PC06, PC07 - drive x2 /x4 capability pins are: PB06, PB21, PB26, PD02, PD06, PD13 - drive x1/x2 capability pins are the remaining PA, PB, PC, PD pins. The drive strength is programmable through ODCR0, ODCR0S, ODCR0C, ODCR0T registers of GPIO.
  - These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

## 7.6 Oscillator Characteristics

### 7.6.1 Oscillator (OSC0 and OSC1) Characteristics

#### 7.6.1.1 Digital Clock Characteristics

The following table describes the characteristics for the oscillator when a digital clock is applied on XIN0 or XIN1.

**Table 7-7.** Digital Clock Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$f_{CPXIN}$	XIN clock frequency				50	MHz
$t_{CPXIN}$	XIN clock period		20			ns
$t_{CHXIN}$	XIN clock high half-period		$0.4 \times t_{CPXIN}$		$0.6 \times t_{CPXIN}$	ns
$t_{CLXIN}$	XIN clock low half-period		$0.4 \times t_{CPXIN}$		$0.6 \times t_{CPXIN}$	ns
$C_{IN}$	XIN input capacitance			2		pF


#### 7.6.1.2 Crystal Oscillator Characteristics

The following table describes the characteristics for the oscillator when a crystal is connected between XIN and XOUT as shown in [Figure 7-2](#). The user must choose a crystal oscillator where the crystal load capacitance  $C_L$  is within the range given in the table. The exact value of  $C_L$  can be found in the crystal datasheet. The capacitance of the external capacitors ( $C_{LEXT}$ ) can then be computed as follows:

$$C_{LEXT} = 2(C_L - C_i) - C_{PCB}$$

where  $C_{PCB}$  is the capacitance of the PCB and  $C_i$  is the internal equivalent load capacitance.

**Figure 7-2.** Oscillator Connection



## 7.7 Flash Characteristics

**Table 7-15** gives the device maximum operating frequency depending on the number of flash wait states. The FSW bit in the FLASHC FSR register controls the number of wait states used when accessing the flash memory.

**Table 7-15.** Maximum Operating Frequency

Flash Wait States	Read Mode	Maximum Operating Frequency
0	1 cycle	33MHz
1	2 cycles	66MHz

**Table 7-16.** Flash Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{FPP}$	Page programming time	$f_{CLK\_HSB} = 66\text{MHz}$		4.3		ms
$t_{FPE}$	Page erase time			4.3		
$t_{FFP}$	Fuse programming time			0.6		
$t_{FEA}$	Full chip erase time (EA)			4.9		
$t_{FCE}$	JTAG chip erase time (CHIP_ERASE)	$f_{CLK\_HSB} = 115\text{kHz}$		640		

**Table 7-17.** Flash Endurance and Data Retention

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$N_{FARRAY}$	Array endurance (write/page)		100k			cycles
$N_{FFUSE}$	General Purpose fuses endurance (write/bit)		1k			cycles
$t_{RET}$	Data retention		15			years

**Table 7-34.** ADC and S/H Transfer Characteristics 12-bit Resolution Mode and S/H gain = 1<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution	Differential mode, $V_{VDDANA} = 3V$ , $V_{ADCREF0} = 1V$ , ADCFIA.SEQCFGn.SRES = 0, S/H gain = 1 ( $F_{adc} = 1.2MHz$ )			12	Bit
INL	Integral Non-Linearity				5	LSB
DNL	Differential Non-Linearity				4	LSB
	Offset error		-5		5	mV
	Gain error		-20		20	mV
RES	Resolution	Differential mode, $V_{VDDANA} = 5V$ , $V_{ADCREF0} = 3V$ , ADCFIA.SEQCFGn.SRES = 0, S/H gain = 1 ( $F_{adc} = 1.5MHz$ )			12	Bit
INL	Integral Non-Linearity				5	LSB
DNL	Differential Non-Linearity				3	LSB
	Offset error		-10		10	mV
	Gain error		-20		20	mV

Note: 1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.

**Table 7-35.** ADC and S/H Transfer Characteristics 12-bit Resolution Mode and S/H gain from 1 to 8<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution	Differential mode, $V_{VDDANA} = 3V$ , $V_{ADCREF0} = 1V$ , ADCFIA.SEQCFGn.SRES = 0, S/H gain from 1 to 8 ( $F_{adc} = 1.2MHz$ )			12	Bit
INL	Integral Non-Linearity				25	LSB
DNL	Differential Non-Linearity				25	LSB
	Offset error		-10		10	mV
	Gain error		-20		20	mV
RES	Resolution	Differential mode, $V_{VDDANA} = 5V$ , $V_{ADCREF0} = 3V$ , ADCFIA.SEQCFGn.SRES = 0, S/H gain from 1 to 8 ( $F_{adc} = 1.5MHz$ )			12	Bit
INL	Integral Non-Linearity				9	LSB
DNL	Differential Non-Linearity				10	LSB
	Offset error		-15		15	mV
	Gain error		-20		20	mV

Note: 1. The measures are done without any I/O activity on VDDANA/GNDANA power domain

**Table 7-36.** ADC and S/H Transfer Characteristics 10-bit Resolution Mode and S/H gain from 1 to 16<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution	Differential mode, $V_{VDDANA} = 3V$ , $V_{ADCREF0} = 1V$ , ADCFIA.SEQCFGn.SRES = 1, S/H gain from 1 to 16 ( $F_{adc} = 1.5MHz$ )			10	Bit
INL	Integral Non-Linearity				3	LSB
DNL	Differential Non-Linearity				3	LSB
	Offset error		-15		15	mV
	Gain error		-20		20	mV

**Table 7-36.** ADC and S/H Transfer Characteristics (Continued) 10-bit Resolution Mode and S/H gain from 1 to 16<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution	Differential mode, $V_{VDDANA} = 5V$ , $V_{ADCREF0} = 3V$ , ADCFIA.SEQCFGn.SRES = 1, S/H gain from 1 to 16 ( $F_{adc} = 1.5MHz$ )			10	Bit
INL	Integral Non-Linearity				1.5	LSB
DNL	Differential Non-Linearity				1.5	LSB
	Offset error		-25		25	mV
	Gain error		-15		15	mV

Note: 1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.

### 7.8.7 Digital to Analog Converter (DAC) Characteristics

**Table 7-37.** Channel Conversion Time and DAC Clock

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$f_{DAC}$	DAC clock frequency				1	MHz
$t_{STARTUP}$	Startup time				3	$\mu s$
$t_{CONV}$	Conversion time (latency)	No S/H enabled, internal DAC			1	$\mu s$
		One S/H			1.5	$\mu s$
		Two S/H			2	$\mu s$
	Throughput rate				$1/t_{CONV}$	MSPS

**Table 7-38.** External Voltage Reference Input

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{DACREF}$	DACREF input voltage range		1.2		$V_{VDDANA}-0.7$	V

**Table 7-39.** DAC Outputs

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Output range	with external DAC reference	0.2		$V_{DACREF}$	V
		with internal DAC reference	0.2		$V_{VDDANA}-0.7$	
$C_{LOAD}$	Output capacitance		0		100	pF
$R_{LOAD}$	Output resistance		2			k $\Omega$

### 7.8.8 Analog Comparator Characteristics

**Table 7-41.** Analog Comparator Characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Positive input voltage range		0		$V_{VDDANA}$	V
	Negative input voltage range		0		$V_{VDDANA}$	V
$V_{OFFSET}$	Offset	No hysteresis, Low Power mode	-29		29	mV
		No hysteresis, High Speed mode	-16		16	mV
$V_{HYST}$	Hysteresis	Low hysteresis, Low Power mode	7		44	mV
		Low hysteresis, High Speed mode	5		34	
		High hysteresis, Low Power mode	16		102	mV
		High hysteresis, High Speed mode	12		69	
$t_{DELAY}$	Propagation delay	Low Power mode			2.9	us
		High Speed mode			0.096	
$t_{STARTUP}$	Start-up time				20	$\mu s$

Note: 1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.

**Table 7-42.** VDDANA scaled reference

Symbol	Parameter	Min	Typ	Max	Units
SCF	ACIFA.SCFi.SCF range	0		32	
$V_{VDDANA}$ scaled			$(64 - SCF) * V_{VDDANA} / 65$		V


### 7.8.9 USB Transceiver Characteristics

#### 7.8.9.1 Electrical Characteristics

**Table 7-43.** Electrical Parameters

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$R_{EXT}$	Recommended external USB series resistor	In series with each USB pin with $\pm 5\%$		39		$\Omega$

The USB on-chip buffers comply with the Universal Serial Bus (USB) v2.0 standard. All AC parameters related to these buffers can be found within the USB 2.0 electrical specifications.

**Figure 7-5.** Startup and Reset Time

### 7.9.2 RESET\_N characteristics

**Table 7-45.** RESET\_N Clock Waveform Parameters

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{RESET}$	RESET_N minimum pulse length		$2 * T_{RC_{SYS}}$			clock cycles

**Table 7-54.** SMC Read Signals with no Hold Settings<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Units
<b>NRD Controlled (READ_MODE = 1)</b>				
SMC <sub>19</sub>	Data setup before NRD high	$V_{VDD} = 3.0V$ , drive strength of the pads set to the lowest, external capacitor = 40pF	32.5	ns
SMC <sub>20</sub>	Data hold after NRD high		0	
<b>NRD Controlled (READ_MODE = 0)</b>				
SMC <sub>21</sub>	Data setup before NCS high	$V_{VDD} = 3.0V$ , drive strength of the pads set to the lowest, external capacitor = 40pF	28.5	ns
SMC <sub>22</sub>	Data hold after NCS high		0	

Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

**Table 7-55.** SMC Write Signals with Hold Settings<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Units
<b>NRD Controlled (READ_MODE = 1)</b>				
SMC <sub>23</sub>	Data Out valid before NWE high	$V_{VDD} = 3.0V$ , drive strength of the pads set to the lowest, external capacitor = 40pF	$(nwe \text{ pulse length} - 1) * tcpsmc - 1.4$	ns
SMC <sub>24</sub>	Data Out valid after NWE high <sup>(2)</sup>		$nwe \text{ pulse length} * tcpsmc - 4.7$	
SMC <sub>25</sub>	NWE high to NBS0/A0 change <sup>(2)</sup>		$nwe \text{ pulse length} * tcpsmc - 2.7$	
SMC <sub>29</sub>	NWE high to NBS2/A1 change <sup>(2)</sup>		$nwe \text{ pulse length} * tcpsmc - 0.7$	
SMC <sub>31</sub>	NWE high to A2 - A25 change <sup>(2)</sup>		$nwe \text{ pulse length} * tcpsmc - 6.8$	
SMC <sub>32</sub>	NWE high to NCS inactive <sup>(2)</sup>		$(nwe \text{ hold pulse} - ncs \text{ wr hold length}) * tcpsmc - 2.5$	
SMC <sub>33</sub>	NWE pulse width		$nwe \text{ pulse length} * tcpsmc - 0.2$	
<b>NRD Controlled (READ_MODE = 0)</b>				
SMC <sub>34</sub>	Data Out valid before NCS high	$V_{VDD} = 3.0V$ , drive strength of the pads set to the lowest, external capacitor = 40pF	$(ncs \text{ wr pulse length} - 1) * tcpsmc - 2.2$	ns
SMC <sub>35</sub>	Data Out valid after NCS high <sup>(2)</sup>		$ncs \text{ wr hold length} * tcpsmc - 5.1$	
SMC <sub>36</sub>	NCS high to NWE inactive <sup>(2)</sup>		$(ncs \text{ wr hold length} - nwe \text{ hold length}) * tcpsmc - 2$	

Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.  
 2. hold length = total cycle duration - setup duration - pulse duration. "hold length" is for "ncs wr hold length" or "nwe hold length"

## 10.2.10 TWIS

### 1 Clearing the NAK bit before the BTF bit is set locks up the TWI bus

When the TWIS is in transmit mode, clearing the NAK Received (NAK) bit of the Status Register (SR) before the end of the Acknowledge/Not Acknowledge cycle will cause the TWIS to attempt to continue transmitting data, thus locking up the bus.

#### Fix/Workaround

Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been set.

### 2 TWIS stretch on Address match error

When the TWIS stretches TWCK due to a slave address match, it also holds TWD low for the same duration if it is to be receiving data. When TWIS releases TWCK, it releases TWD at the same time. This can cause a TWI timing violation.

#### Fix/Workaround

None.

### 3 TWALM forced to GND

The TWALM pin is forced to GND when the alternate function is selected and the TWIS module is enabled.

#### Fix/Workaround

None.

## 10.2.11 USBC

### 1 UPINRQx.INRQ field is limited to 8-bits

In Host mode, when using the UPINRQx.INRQ feature together with the multi-packet mode to launch a finite number of packet among multi-packet, the multi-packet size (located in the descriptor table) is limited to the UPINRQx.INRQ value multiply by the pipe size.

#### Fix/Workaround

UPINRQx.INRQ value shall be less than the number of configured multi-packet.

### 2 In USB host mode, downstream resume feature does not work (UHCON.RESUME=1).

#### Fix/Workaround

None.

### 3 In host mode, the disconnection during OUT transition is not supported

In USB host mode, a pipe can not work if the previous USB device disconnection has occurred during a USB transfer.

#### Fix/Workaround

Reset the USBC (USBCON.USB=0 and =1) after a device disconnection (UHINT.DDISCI).

### 4 In USB host mode, entering suspend mode can fail

In USB host mode, entering suspend mode can fail when UHCON.SOFE=0 is done just after a SOF reception (UHINT.HSOFI).

#### Fix/Workaround

Check that UHNUM.FLENHIGH is below 185 in Full speed and below 21 in Low speed before clearing UHCON.SOFE.

### 5 In USB host mode, entering suspend mode for low speed device can fail when the USB freeze (USBCON.FRZCLK=1) is done just after UHCON.SOFE=0.

#### Fix/Workaround

When entering suspend mode (UHCON.SOFE is cleared), check that USBFSM.DRDSTATE is not equal to three before freezing the clock (USBCON.FRZCLK=1).



- 5 AST: Updated digital tuner formula
- 6 SDRAMC: cleaned-up SDSCS/NCS names. Added VERSION register
- 7 SAU: Updated SR.IDLE
- 8 USART: Updated
- 9 CANIF: Updated address map figure
- 10 USBC: Updated
- 11 DACIFB: Updated
- 12 Programming and Debugging: Added JTAG Data Registers section
- 13 Electrical Characteristics: Updated
- 14 Ordering Information: Updated
- 15 Errata: Updated

## **11.4 Rev. A – 10/10**

- 1 Initial revision