



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | AVR                                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                    |
| Speed                      | 66MHz                                                                                                                                                                 |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB                                                                                                |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                          |
| Number of I/O              | 45                                                                                                                                                                    |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                        |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | -                                                                                                                                                                     |
| RAM Size                   | 16K x 8                                                                                                                                                               |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                             |
| Data Converters            | A/D 11x12b; D/A 2x12b                                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                     |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 64-TQFP                                                                                                                                                               |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/at32uc3c264c-a2ut">https://www.e-xfl.com/product-detail/microchip-technology/at32uc3c264c-a2ut</a> |

**Figure 3-3. LQFP144 Pinout**



**Table 3-1.** GPIO Controller Function Multiplexing

| TQFP<br>/<br>QFN<br>64 | TQFP<br>100 | LQFP<br>144 | PIN  | G<br>P<br>I<br>O | Supply | Pin<br>Type<br>(1) | GPIO function |                   |                |                |               |   |
|------------------------|-------------|-------------|------|------------------|--------|--------------------|---------------|-------------------|----------------|----------------|---------------|---|
|                        |             |             |      |                  |        |                    | A             | B                 | C              | D              | E             | F |
|                        |             | 124         | PD15 | 111              | VDDIO3 | x1/x2              | TC0 - A0      | USART3 - TXD      | EBI - ADDR[11] |                |               |   |
|                        |             | 125         | PD16 | 112              | VDDIO3 | x1/x2              | TC0 - B0      | USART3 - RXD      | EBI - ADDR[12] |                |               |   |
|                        |             | 126         | PD17 | 113              | VDDIO3 | x1/x2              | TC0 - A1      | USART3 - CTS      | EBI - ADDR[13] | USART3 - CLK   |               |   |
|                        |             | 127         | PD18 | 114              | VDDIO3 | x1/x2              | TC0 - B1      | USART3 - RTS      | EBI - ADDR[14] |                |               |   |
|                        |             | 128         | PD19 | 115              | VDDIO3 | x1/x2              | TC0 - A2      |                   | EBI - ADDR[15] |                |               |   |
|                        |             | 129         | PD20 | 116              | VDDIO3 | x1/x2              | TC0 - B2      |                   | EBI - ADDR[16] |                |               |   |
| 57                     | 88          | 130         | PD21 | 117              | VDDIO3 | x1/x2              | USART3 - TXD  | EIC - EXTINT[0]   | EBI - ADDR[17] | QDEC1 - QEPI   |               |   |
|                        | 89          | 131         | PD22 | 118              | VDDIO1 | x1/x2              | USART3 - RXD  | TC0 - A2          | EBI - ADDR[18] | SCIF - GCLK[0] |               |   |
|                        | 90          | 132         | PD23 | 119              | VDDIO1 | x1/x2              | USART3 - CTS  | USART3 - CLK      | EBI - ADDR[19] | QDEC1 - QEPA   |               |   |
|                        | 91          | 133         | PD24 | 120              | VDDIO1 | x1/x2              | USART3 - RTS  | EIC - EXTINT[8]   | EBI - NWE1     | QDEC1 - QEPB   |               |   |
|                        |             | 134         | PD25 | 121              | VDDIO1 | x1/x2              | TC0 - CLK0    | USBC - ID         | EBI - NWE0     |                | USART4 - CLK  |   |
|                        |             | 135         | PD26 | 122              | VDDIO1 | x1/x2              | TC0 - CLK1    | USBC - VBOF       | EBI - NRD      |                |               |   |
| 58                     | 92          | 136         | PD27 | 123              | VDDIO1 | x1/x2              | USART0 - TXD  | CANIF - RXLINE[0] | EBI - NCS[1]   | TC0 - A0       | MACB - RX_ER  |   |
| 59                     | 93          | 137         | PD28 | 124              | VDDIO1 | x1/x2              | USART0 - RXD  | CANIF - TXLINE[0] | EBI - NCS[2]   | TC0 - B0       | MACB - RX_DV  |   |
| 60                     | 94          | 138         | PD29 | 125              | VDDIO1 | x1/x2              | USART0 - CTS  | EIC - EXTINT[6]   | USART0 - CLK   | TC0 - CLK0     | MACB - TX_CLK |   |
| 61                     | 95          | 139         | PD30 | 126              | VDDIO1 | x1/x2              | USART0 - RTS  | EIC - EXTINT[3]   | EBI - NWAIT    | TC0 - A1       | MACB - TX_EN  |   |

Note: 1. Refer to ["Electrical Characteristics" on page 50](#) for a description of the electrical properties of the pin types used.

See [Section 3.3](#) for a description of the various peripheral signals.

### 3.2.2 Peripheral Functions

Each GPIO line can be assigned to one of several peripheral functions. The following table describes how the various peripheral functions are selected. The last listed function has priority in case multiple functions are enabled on the same pin.

**Table 3-2.** Peripheral Functions

| Function                              | Description                               |
|---------------------------------------|-------------------------------------------|
| GPIO Controller Function multiplexing | GPIO and GPIO peripheral selection A to F |
| Nexus OCD AUX port connections        | OCD trace system                          |

depending on the configuration of the OCD AXS register. For details, see the AVR32UC Technical Reference Manual.

**Table 3-5.** Nexus OCD AUX port connections

| Pin     | AXS=0 | AXS=1 | AXS=2 |
|---------|-------|-------|-------|
| EVTI_N  | PA08  | PB19  | PA10  |
| MDO[5]  | PC05  | PC31  | PB06  |
| MDO[4]  | PC04  | PC12  | PB15  |
| MDO[3]  | PA23  | PC11  | PB14  |
| MDO[2]  | PA22  | PB23  | PA27  |
| MDO[1]  | PA19  | PB22  | PA26  |
| MDO[0]  | PA09  | PB20  | PA19  |
| EVTO_N  | PD29  | PD29  | PD29  |
| MCKO    | PD13  | PB21  | PB26  |
| MSEO[1] | PD30  | PD08  | PB25  |
| MSEO[0] | PD14  | PD07  | PB18  |

### 3.2.6 Other Functions

The functions listed in [Table 3-6](#) are not mapped to the normal GPIO functions. The aWire DATA pin will only be active after the aWire is enabled. The aWire DATAOUT pin will only be active after the aWire is enabled and the 2\_PIN\_MODE command has been sent.

**Table 3-6.** Other Functions

| QFN64/<br>TQFP64 pin | TQFP100 pin | LQFP144 pin | Pad     | Oscillator pin |
|----------------------|-------------|-------------|---------|----------------|
| 64                   | 98          | 142         | RESET_N | aWire DATA     |
| 3                    | 3           | 3           | PA02    | aWire DATAOUT  |

## 3.3 Signals Description

The following table give details on the signal name classified by peripherals.


**Table 3-7.** Signal Description List

| Signal Name                | Function            | Type        | Active Level | Comments                            |
|----------------------------|---------------------|-------------|--------------|-------------------------------------|
| <b>Power</b>               |                     |             |              |                                     |
| VDDIO1<br>VDDIO2<br>VDDIO3 | I/O Power Supply    | Power Input |              | 4.5V to 5.5V<br>or<br>3.0V to 3.6 V |
| VDDANA                     | Analog Power Supply | Power Input |              | 4.5V to 5.5V<br>or<br>3.0V to 3.6 V |

**Table 3-7.** Signal Description List

| Signal Name                                   | Function                                                  | Type                   | Active Level | Comments                                                                                 |
|-----------------------------------------------|-----------------------------------------------------------|------------------------|--------------|------------------------------------------------------------------------------------------|
| VDDIN_5                                       | 1.8V Voltage Regulator Input                              | Power Input            |              | Power Supply:<br>4.5V to 5.5V<br>or<br>3.0V to 3.6 V                                     |
| VDDIN_33                                      | USB I/O power supply                                      | Power Output/<br>Input |              | Capacitor Connection for the 3.3V voltage regulator<br>or power supply:<br>3.0V to 3.6 V |
| VDDCORE                                       | 1.8V Voltage Regulator Output                             | Power output           |              | Capacitor Connection for the 1.8V voltage regulator                                      |
| GNDIO1<br>GNDIO2<br>GNDIO3                    | I/O Ground                                                | Ground                 |              |                                                                                          |
| GNDANA                                        | Analog Ground                                             | Ground                 |              |                                                                                          |
| GNDCORE                                       | Ground of the core                                        | Ground                 |              |                                                                                          |
| GNDPLL                                        | Ground of the PLLs                                        | Ground                 |              |                                                                                          |
| <b>Analog Comparator Interface - ACIFA0/1</b> |                                                           |                        |              |                                                                                          |
| AC0AN1/AC0AN0                                 | Negative inputs for comparator AC0A                       | Analog                 |              |                                                                                          |
| AC0AP1/AC0AP0                                 | Positive inputs for comparator AC0A                       | Analog                 |              |                                                                                          |
| AC0BN1/AC0BN0                                 | Negative inputs for comparator AC0B                       | Analog                 |              |                                                                                          |
| AC0BP1/AC0BP0                                 | Positive inputs for comparator AC0B                       | Analog                 |              |                                                                                          |
| AC1AN1/AC1AN0                                 | Negative inputs for comparator AC1A                       | Analog                 |              |                                                                                          |
| AC1AP1/AC1AP0                                 | Positive inputs for comparator AC1A                       | Analog                 |              |                                                                                          |
| AC1BN1/AC1BN0                                 | Negative inputs for comparator AC1B                       | Analog                 |              |                                                                                          |
| AC1BP1/AC1BP0                                 | Positive inputs for comparator AC1B                       | Analog                 |              |                                                                                          |
| ACAOUT/ACBOUT                                 | analog comparator outputs                                 | output                 |              |                                                                                          |
| <b>ADC Interface - ADCIFA</b>                 |                                                           |                        |              |                                                                                          |
| ADCIN[15:0]                                   | ADC input pins                                            | Analog                 |              |                                                                                          |
| ADCREFO                                       | Analog positive reference 0 voltage input                 | Analog                 |              |                                                                                          |
| ADCREF1                                       | Analog positive reference 1 voltage input                 | Analog                 |              |                                                                                          |
| ADCVREFP                                      | Analog positive reference connected to external capacitor | Analog                 |              |                                                                                          |

**Figure 4-1.** Overview of the AVR32UC CPU



### 4.3.1 Pipeline Overview

AVR32UC has three pipeline stages, Instruction Fetch (IF), Instruction Decode (ID), and Instruction Execute (EX). The EX stage is split into three parallel subsections, one arithmetic/logic (ALU) section, one multiply (MUL) section, and one load/store (LS) section.

Instructions are issued and complete in order. Certain operations require several clock cycles to complete, and in this case, the instruction resides in the ID and EX stages for the required number of clock cycles. Since there is only three pipeline stages, no internal data forwarding is required, and no data dependencies can arise in the pipeline.

Figure 4-2 on page 28 shows an overview of the AVR32UC pipeline stages.

relative to EVBA. The autovector offset has 14 address bits, giving an offset of maximum 16384 bytes. The target address of the event handler is calculated as (EVBA | event\_handler\_offset), not (EVBA + event\_handler\_offset), so EVBA and exception code segments must be set up appropriately. The same mechanisms are used to service all different types of events, including interrupt requests, yielding a uniform event handling scheme.

An interrupt controller does the priority handling of the interrupts and provides the autovector offset to the CPU.

#### 4.5.1 System Stack Issues

Event handling in AVR32UC uses the system stack pointed to by the system stack pointer, SP\_SYS, for pushing and popping R8-R12, LR, status register, and return address. Since event code may be timing-critical, SP\_SYS should point to memory addresses in the IRAM section, since the timing of accesses to this memory section is both fast and deterministic.

The user must also make sure that the system stack is large enough so that any event is able to push the required registers to stack. If the system stack is full, and an event occurs, the system will enter an UNDEFINED state.

#### 4.5.2 Exceptions and Interrupt Requests

When an event other than *scall* or debug request is received by the core, the following actions are performed atomically:

1. The pending event will not be accepted if it is masked. The I3M, I2M, I1M, I0M, EM, and GM bits in the Status Register are used to mask different events. Not all events can be masked. A few critical events (NMI, Unrecoverable Exception, TLB Multiple Hit, and Bus Error) can not be masked. When an event is accepted, hardware automatically sets the mask bits corresponding to all sources with equal or lower priority. This inhibits acceptance of other events of the same or lower priority, except for the critical events listed above. Software may choose to clear some or all of these bits after saving the necessary state if other priority schemes are desired. It is the event source's responsibility to ensure that their events are left pending until accepted by the CPU.
2. When a request is accepted, the Status Register and Program Counter of the current context is stored to the system stack. If the event is an INT0, INT1, INT2, or INT3, registers R8-R12 and LR are also automatically stored to stack. Storing the Status Register ensures that the core is returned to the previous execution mode when the current event handling is completed. When exceptions occur, both the EM and GM bits are set, and the application may manually enable nested exceptions if desired by clearing the appropriate bit. Each exception handler has a dedicated handler address, and this address uniquely identifies the exception source.
3. The Mode bits are set to reflect the priority of the accepted event, and the correct register file bank is selected. The address of the event handler, as shown in [Table 4-4 on page 38](#), is loaded into the Program Counter.

The execution of the event handler routine then continues from the effective address calculated.


The *rete* instruction signals the end of the event. When encountered, the Return Status Register and Return Address Register are popped from the system stack and restored to the Status Register and Program Counter. If the *rete* instruction returns from INT0, INT1, INT2, or INT3, registers R8-R12 and LR are also popped from the system stack. The restored Status Register contains information allowing the core to resume operation in the previous execution mode. This concludes the event handling.

## 5. Memories

### 5.1 Embedded Memories

- Internal High-Speed Flash (See [Table 5-1 on page 40](#))
  - 512 Kbytes
  - 256 Kbytes
  - 128 Kbytes
  - 64 Kbytes
    - 0 Wait State Access at up to 33 MHz in Worst Case Conditions
    - 1 Wait State Access at up to 66 MHz in Worst Case Conditions
    - Pipelined Flash Architecture, allowing burst reads from sequential Flash locations, hiding penalty of 1 wait state access
    - Pipelined Flash Architecture typically reduces the cycle penalty of 1 wait state operation to only 15% compared to 0 wait state operation
    - 100 000 Write Cycles, 15-year Data Retention Capability
    - Sector Lock Capabilities, Bootloader Protection, Security Bit
    - 32 Fuses, Erased During Chip Erase
    - User Page For Data To Be Preserved During Chip Erase
- Internal High-Speed SRAM, Single-cycle access at full speed (See [Table 5-1 on page 40](#))
  - 64 Kbytes
  - 32 Kbytes
  - 16 Kbytes
- Supplementary Internal High-Speed System SRAM (HSB RAM), Single-cycle access at full speed
  - Memory space available on System Bus for peripherals data.
  - 4 Kbytes

**Figure 7-1.** Measurement Schematic



#### 7.4.1 Peripheral Power Consumption

The values in [Table 7-5](#) are measured values of power consumption under the following conditions.

- Operating conditions core supply ([Figure 7-1](#))
  - $V_{VDDIN\_5} = V_{VDDIN\_33} = 3.3V$
  - $V_{VDDCORE} = 1.85V$  , supplied by the internal regulator
  - $V_{VDDIO1} = V_{VDDIO2} = V_{VDDIO3} = 3.3V$
  - $V_{VDDANA} = 3.3V$
  - Internal 3.3V regulator is off.
- $T_A = 25^{\circ}C$
- I/Os are configured as inputs, with internal pull-up enabled.
- Oscillators
  - OSC0/1 (crystal oscillator) stopped
  - OSC32K (32KHz crystal oscillator) stopped
  - PLL0 running

**Table 7-6.** Normal I/O Pin Characteristics<sup>(1)</sup>

| Symbol     | Parameter                | Condition                                             | Min                                      | Typ | Max  | Units   |
|------------|--------------------------|-------------------------------------------------------|------------------------------------------|-----|------|---------|
| $t_{RISE}$ | Rise time <sup>(3)</sup> | $V_{VDD} = 3.0V$                                      | load = 10pF, pin drive x1 <sup>(2)</sup> |     | 7.7  | ns      |
|            |                          |                                                       | load = 10pF, pin drive x2 <sup>(2)</sup> |     | 3.4  |         |
|            |                          |                                                       | load = 10pF, pin drive x4 <sup>(2)</sup> |     | 1.9  |         |
|            |                          |                                                       | load = 30pF, pin drive x1 <sup>(2)</sup> |     | 16   |         |
|            |                          |                                                       | load = 30pF, pin drive x2 <sup>(2)</sup> |     | 7.5  |         |
|            |                          |                                                       | load = 30pF, pin drive x4 <sup>(2)</sup> |     | 3.8  |         |
|            |                          | $V_{VDD} = 4.5V$                                      | load = 10pF, pin drive x1 <sup>(2)</sup> |     | 5.3  |         |
|            |                          |                                                       | load = 10pF, pin drive x2 <sup>(2)</sup> |     | 2.4  |         |
|            |                          |                                                       | load = 10pF, pin drive x4 <sup>(2)</sup> |     | 1.3  |         |
|            |                          |                                                       | load = 30pF, pin drive x1 <sup>(2)</sup> |     | 11.1 |         |
|            |                          |                                                       | load = 30pF, pin drive x2 <sup>(2)</sup> |     | 5.2  |         |
|            |                          |                                                       | load = 30pF, pin drive x4 <sup>(2)</sup> |     | 2.7  |         |
| $t_{FALL}$ | Fall time <sup>(3)</sup> | $V_{VDD} = 3.0V$                                      | load = 10pF, pin drive x1 <sup>(2)</sup> |     | 7.6  | ns      |
|            |                          |                                                       | load = 10pF, pin drive x2 <sup>(2)</sup> |     | 3.5  |         |
|            |                          |                                                       | load = 10pF, pin drive x4 <sup>(2)</sup> |     | 1.9  |         |
|            |                          |                                                       | load = 30pF, pin drive x1 <sup>(2)</sup> |     | 15.8 |         |
|            |                          |                                                       | load = 30pF, pin drive x2 <sup>(2)</sup> |     | 7.3  |         |
|            |                          |                                                       | load = 30pF, pin drive x4 <sup>(2)</sup> |     | 3.8  |         |
|            |                          | $V_{VDD} = 4.5V$                                      | load = 10pF, pin drive x1 <sup>(2)</sup> |     | 5.2  |         |
|            |                          |                                                       | load = 10pF, pin drive x2 <sup>(2)</sup> |     | 2.4  |         |
|            |                          |                                                       | load = 10pF, pin drive x4 <sup>(2)</sup> |     | 1.4  |         |
|            |                          |                                                       | load = 30pF, pin drive x1 <sup>(2)</sup> |     | 10.9 |         |
|            |                          |                                                       | load = 30pF, pin drive x2 <sup>(2)</sup> |     | 5.1  |         |
|            |                          |                                                       | load = 30pF, pin drive x4 <sup>(2)</sup> |     | 2.7  |         |
| $I_{LEAK}$ | Input leakage current    | Pull-up resistors disabled                            |                                          |     | 1.0  | $\mu A$ |
| $C_{IN}$   | Input capacitance        | PA00-PA29, PB00-PB31, PC00-PC01, PC08-PC31, PD00-PD30 |                                          | 7.5 |      | pF      |
|            |                          | PC02, PC03, PC04, PC05, PC06, PC07                    |                                          | 2   |      |         |

- Note:
- $V_{VDD}$  corresponds to either  $V_{VDDIO1}$ ,  $V_{VDDIO2}$ ,  $V_{VDDIO3}$ , or  $V_{VDDANA}$ , depending on the supply for the pin. Refer to [Section 3-1 on page 11](#) for details.
  - drive x1 capability pins are: PB00, PB01, PB02, PB03, PB30, PB31, PC02, PC03, PC04, PC05, PC06, PC07 - drive x2 /x4 capability pins are: PB06, PB21, PB26, PD02, PD06, PD13 - drive x1/x2 capability pins are the remaining PA, PB, PC, PD pins. The drive strength is programmable through ODCR0, ODCR0S, ODCR0C, ODCR0T registers of GPIO.
  - These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

## 7.8 Analog Characteristics

### 7.8.1 1.8V Voltage Regulator Characteristics

**Table 7-18.** 1.8V Voltage Regulator Electrical Characteristics

| Symbol               | Parameter                        | Condition | Min | Typ  | Max | Units |
|----------------------|----------------------------------|-----------|-----|------|-----|-------|
| V <sub>VDDIN_5</sub> | Input voltage range              | 5V range  | 4.5 |      | 5.5 | V     |
|                      |                                  | 3V range  | 3.0 |      | 3.6 |       |
| V <sub>VDDCORE</sub> | Output voltage, calibrated value |           |     | 1.85 |     | V     |
| I <sub>OUT</sub>     | DC output current                |           |     |      | 80  | mA    |

**Table 7-19.** Decoupling Requirements

| Symbol            | Parameter                    | Condition | Typ | Techno. | Units |
|-------------------|------------------------------|-----------|-----|---------|-------|
| C <sub>IN1</sub>  | Input regulator capacitor 1  |           | 1   | NPO     | nF    |
| C <sub>IN2</sub>  | Input regulator capacitor 2  |           | 4.7 | X7R     | uF    |
| C <sub>OUT1</sub> | Output regulator capacitor 1 |           | 470 | NPO     | pf    |
| C <sub>OUT2</sub> | Output regulator capacitor 2 |           | 2.2 | X7R     | uF    |

### 7.8.2 3.3V Voltage Regulator Characteristics

**Table 7-20.** 3.3V Voltage Regulator Electrical Characteristics

| Symbol                | Parameter                        | Condition      | Min | Typ | Max | Units |
|-----------------------|----------------------------------|----------------|-----|-----|-----|-------|
| V <sub>VDDIN_5</sub>  | Input voltage range              |                | 4.5 |     | 5.5 | V     |
| V <sub>VDDIN_33</sub> | Output voltage, calibrated value |                |     | 3.4 |     | V     |
| I <sub>OUT</sub>      | DC output current                |                |     |     | 35  | mA    |
| I <sub>VREG</sub>     | Static current of regulator      | Low power mode |     | 10  |     | μA    |

### 7.8.3 1.8V Brown Out Detector (BOD18) Characteristics

The values in [Table 7-21](#) describe the values of the BOD.LEVEL in the SCIF module.

**Table 7-21.** BODLEVEL Values

| BODLEVEL Value | Parameter                      | Min  | Max  | Units |
|----------------|--------------------------------|------|------|-------|
| 0              |                                | 1.29 | 1.58 | V     |
| 20             |                                | 1.36 | 1.63 |       |
| 26             | threshold at power-up sequence | 1.42 | 1.69 |       |
| 28             |                                | 1.43 | 1.72 |       |
| 32             |                                | 1.48 | 1.77 |       |
| 36             |                                | 1.53 | 1.82 |       |
| 40             |                                | 1.56 | 1.88 |       |

**Table 7-36.** ADC and S/H Transfer Characteristics (Continued) 10-bit Resolution Mode and S/H gain from 1 to 16<sup>(1)</sup>

| Symbol | Parameter                  | Conditions                                        | Min | Typ | Max | Units |
|--------|----------------------------|---------------------------------------------------|-----|-----|-----|-------|
| RES    | Resolution                 | Differential mode,                                |     |     | 10  | Bit   |
| INL    | Integral Non-Linearity     | $V_{DDANA} = 5V$ ,                                |     |     | 1.5 | LSB   |
| DNL    | Differential Non-Linearity | $V_{ADCREFO} = 3V$ ,                              |     |     | 1.5 | LSB   |
|        | Offset error               | ADCFIA.SEQCFGn.SRES = 1,<br>S/H gain from 1 to 16 | -25 |     | 25  | mV    |
|        | Gain error                 | ( $F_{adc} = 1.5MHz$ )                            | -15 |     | 15  | mV    |

Note: 1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.

## 7.8.7 Digital to Analog Converter (DAC) Characteristics

**Table 7-37.** Channel Conversion Time and DAC Clock

| Symbol        | Parameter                 | Conditions                   | Min | Typ | Max          | Units   |
|---------------|---------------------------|------------------------------|-----|-----|--------------|---------|
| $f_{DAC}$     | DAC clock frequency       |                              |     |     | 1            | MHz     |
| $t_{STARTUP}$ | Startup time              |                              |     |     | 3            | $\mu s$ |
| $t_{CONV}$    | Conversion time (latency) | No S/H enabled, internal DAC |     |     | 1            | $\mu s$ |
|               |                           | One S/H                      |     |     | 1.5          | $\mu s$ |
|               |                           | Two S/H                      |     |     | 2            | $\mu s$ |
|               | Throughput rate           |                              |     |     | $1/t_{CONV}$ | MSPS    |

**Table 7-38.** External Voltage Reference Input

| Symbol      | Parameter                 | Conditions | Min | Typ | Max               | Units |
|-------------|---------------------------|------------|-----|-----|-------------------|-------|
| $V_{DAREF}$ | DAREF input voltage range |            | 1.2 |     | $V_{DDANA} - 0.7$ | V     |

**Table 7-39.** DAC Outputs

| Symbol     | Parameter          | Conditions                  | Min | Typ | Max               | Units      |
|------------|--------------------|-----------------------------|-----|-----|-------------------|------------|
|            | Output range       | with external DAC reference | 0.2 |     | $V_{DAREF}$       | V          |
|            |                    | with internal DAC reference | 0.2 |     | $V_{DDANA} - 0.7$ |            |
| $C_{LOAD}$ | Output capacitance |                             | 0   |     | 100               | pF         |
| $R_{LOAD}$ | Output resistance  |                             | 2   |     |                   | k $\Omega$ |

### Maximum SPI Frequency, Master Output

The maximum SPI master output frequency is given by the following formula:

$$f_{SPCKMAX} = \min(f_{PINMAX}, \frac{1}{SPI_{in}}, \frac{f_{CLKSPI} \times 2}{9})$$

Where  $SPI_{in}$  is the MOSI delay, USPI2 or USPI5 depending on CPOL and NCPHA.  $f_{PINMAX}$  is the maximum frequency of the SPI pins. Please refer to the I/O Pin Characteristics section for the maximum frequency of the pins.  $f_{CLKSPI}$  is the maximum frequency of the CLK\_SPI. Refer to the SPI chapter for a description of this clock.

### Maximum SPI Frequency, Master Input


The maximum SPI master input frequency is given by the following formula:

$$f_{SPCKMAX} = \min(\frac{1}{SPI_{in} + t_{VALID}}, \frac{f_{CLKSPI} \times 2}{9})$$


Where  $SPI_{in}$  is the MISO setup and hold time, USPI0 + USPI1 or USPI3 + USPI4 depending on CPOL and NCPHA.  $t_{VALID}$  is the SPI slave response time. Please refer to the SPI slave datasheet for  $t_{VALID} \cdot f_{CLKSPI}$  is the maximum frequency of the CLK\_SPI. Refer to the SPI chapter for a description of this clock.

#### 7.9.3.2 Slave mode


**Figure 7-8.** USART in SPI Slave Mode With (CPOL= 0 and CPHA= 1) or (CPOL= 1 and CPHA= 0)



**Figure 7-9.** USART in SPI Slave Mode With (CPOL= CPHA= 0) or (CPOL= CPHA= 1)



**Figure 7-10.** USART in SPI Slave Mode NPCS Timing



**Table 7-47.** USART in SPI mode Timing, Slave Mode<sup>(1)</sup>

| Symbol | Parameter                         | Conditions                | Min                                 | Max | Units |
|--------|-----------------------------------|---------------------------|-------------------------------------|-----|-------|
| USPI6  | SPCK falling to MISO delay        | external capacitor = 40pF |                                     | 27  | ns    |
| USPI7  | MOSI setup time before SPCK rises |                           | $t_{SAMPLE}^{(2)} + t_{CLK\_USART}$ |     | ns    |
| USPI8  | MOSI hold time after SPCK rises   |                           | 0                                   |     | ns    |
| USPI9  | SPCK rising to MISO delay         |                           |                                     | 28  | ns    |
| USPI10 | MOSI setup time before SPCK falls |                           | $t_{SAMPLE}^{(2)} + t_{CLK\_USART}$ |     | ns    |
| USPI11 | MOSI hold time after SPCK falls   |                           | 0                                   |     | ns    |
| USPI12 | NSS setup time before SPCK rises  |                           | 33                                  |     | ns    |
| USPI13 | NSS hold time after SPCK falls    |                           | 0                                   |     | ns    |
| USPI14 | NSS setup time before SPCK falls  |                           | 33                                  |     | ns    |
| USPI15 | NSS hold time after SPCK rises    |                           | 0                                   |     | ns    |

Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

2. Where:  $t_{SAMPLE} = t_{SPCK} - \left( \left\lfloor \frac{t_{SPCK}}{2 \times t_{CLK\_USART}} \right\rfloor + \frac{1}{2} \right) \times t_{CLK\_USART}$

TWIM and TWIS user interface registers. Please refer to the TWIM and TWIS sections for more information.

**Table 7-50. TWI-Bus Timing Requirements**

| Symbol           | Parameter                    | Mode                    | Minimum            |              | Maximum     |                         | Unit    |
|------------------|------------------------------|-------------------------|--------------------|--------------|-------------|-------------------------|---------|
|                  |                              |                         | Requirement        | Device       | Requirement | Device                  |         |
| $t_r$            | TWCK and TWD rise time       | Standard <sup>(1)</sup> | -                  |              | 1000        |                         | ns      |
|                  |                              | Fast <sup>(1)</sup>     | $20 + 0.1 C_b$     |              | 300         |                         |         |
| $t_f$            | TWCK and TWD fall time       | Standard <sup>(1)</sup> | -                  |              | 300         |                         | ns      |
|                  |                              | Fast <sup>(1)</sup>     | $20 + 0.1 C_b$     |              | 300         |                         |         |
| $t_{HD-STA}$     | (Repeated) START hold time   | Standard <sup>(1)</sup> | 4.0                | $t_{clkpb}$  | -           |                         | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     | 0.6                |              |             |                         |         |
| $t_{SU-STA}$     | (Repeated) START set-up time | Standard <sup>(1)</sup> | 4.7                | $t_{clkpb}$  | -           |                         | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     | 0.6                |              |             |                         |         |
| $t_{SU-STO}$     | STOP set-up time             | Standard <sup>(1)</sup> | 4.0                | $4t_{clkpb}$ | -           |                         | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     | 0.6                |              |             |                         |         |
| $t_{HD-DAT}$     | Data hold time               | Standard <sup>(1)</sup> | 0.3 <sup>(2)</sup> | $2t_{clkpb}$ | 3.45        | ??                      | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     |                    |              | 0.9         |                         |         |
| $t_{SU-DAT-I2C}$ | Data set-up time             | Standard <sup>(1)</sup> | 250                | $2t_{clkpb}$ | -           |                         | ns      |
|                  |                              | Fast <sup>(1)</sup>     | 100                |              |             |                         |         |
| $t_{SU-DAT}$     |                              | -                       | -                  | $t_{clkpb}$  | -           |                         | -       |
| $t_{LOW-I2C}$    | TWCK LOW period              | Standard <sup>(1)</sup> | 4.7                | $4t_{clkpb}$ | -           |                         | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     | 1.3                |              |             |                         |         |
| $t_{LOW}$        |                              | -                       | -                  | $t_{clkpb}$  | -           |                         | -       |
| $t_{HIGH}$       | TWCK HIGH period             | Standard <sup>(1)</sup> | 4.0                | $8t_{clkpb}$ | -           |                         | $\mu s$ |
|                  |                              | Fast <sup>(1)</sup>     | 0.6                |              |             |                         |         |
| $f_{TWCK}$       | TWCK frequency               | Standard <sup>(1)</sup> | -                  |              | 100         | $\frac{1}{12t_{clkpb}}$ | kHz     |
|                  |                              | Fast <sup>(1)</sup>     |                    |              | 400         |                         |         |

- Notes: 1. Standard mode:  $f_{TWCK} \leq 100 \text{ kHz}$  ; fast mode:  $f_{TWCK} > 100 \text{ kHz}$  .  
2. A device must internally provide a hold time of at least 300 ns for TWD with reference to the falling edge of TWCK.

#### Notations:

$C_b$  = total capacitance of one bus line in pF

$t_{clkpb}$  = period of TWI peripheral bus clock

$t_{prescaled}$  = period of TWI internal prescaled clock (see chapters on TWIM and TWIS)


The maximum  $t_{HD,DAT}$  has only to be met if the device does not stretch the LOW period ( $t_{LOW-I2C}$ ) of TWCK.

**Table 7-61.** Ethernet MAC RMII Specific Signals<sup>(4)</sup>

| Symbol            | Parameter                         | Conditions                                                                                                                 | Min. | Max. | Unit |
|-------------------|-----------------------------------|----------------------------------------------------------------------------------------------------------------------------|------|------|------|
| MAC <sub>21</sub> | TX_EN toggling from TX_CLK rising | V <sub>VDD</sub> = 3.0V,<br>drive strength of the pads set to the<br>highest,<br>external capacitor = 10pF on MACB<br>pins | 11.7 | 12.5 | ns   |
| MAC <sub>22</sub> | TXD toggling from TX_CLK rising   |                                                                                                                            | 11.7 | 12.5 | ns   |
| MAC <sub>23</sub> | Setup for RXD from TX_CLK         |                                                                                                                            | 4.5  |      | ns   |
| MAC <sub>24</sub> | Hold for RXD from TX_CLK          |                                                                                                                            | 0    |      | ns   |
| MAC <sub>25</sub> | Setup for RX_ER from TX_CLK       |                                                                                                                            | 3.4  |      | ns   |
| MAC <sub>26</sub> | Hold for RX_ER from TX_CLK        |                                                                                                                            | 0    |      | ns   |
| MAC <sub>27</sub> | Setup for RX_DV from TX_CLK       |                                                                                                                            | 4.4  |      | ns   |
| MAC <sub>28</sub> | Hold for RX_DV from TX_CLK        |                                                                                                                            | 0    |      | ns   |

Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same process technology. These values are not covered by test limits in production.

**Figure 7-21.** Ethernet MAC RMII Mode



## 8. Mechanical Characteristics

### 8.1 Thermal Considerations

#### 8.1.1 Thermal Data

Table 8-1 summarizes the thermal resistance data depending on the package.

**Table 8-1.** Thermal Resistance Data

| Symbol        | Parameter                              | Condition   | Package | Typ  | Unit |
|---------------|----------------------------------------|-------------|---------|------|------|
| $\theta_{JA}$ | Junction-to-ambient thermal resistance | No air flow | QFN64   | 20.0 | °C/W |
| $\theta_{JC}$ | Junction-to-case thermal resistance    |             | QFN64   | 0.8  |      |
| $\theta_{JA}$ | Junction-to-ambient thermal resistance | No air flow | TQFP64  | 40.5 | °C/W |
| $\theta_{JC}$ | Junction-to-case thermal resistance    |             | TQFP64  | 8.7  |      |
| $\theta_{JA}$ | Junction-to-ambient thermal resistance | No air flow | TQFP100 | 39.3 | °C/W |
| $\theta_{JC}$ | Junction-to-case thermal resistance    |             | TQFP100 | 8.5  |      |
| $\theta_{JA}$ | Junction-to-ambient thermal resistance | No air flow | LQFP144 | 38.1 | °C/W |
| $\theta_{JC}$ | Junction-to-case thermal resistance    |             | LQFP144 | 8.4  |      |

#### 8.1.2 Junction Temperature

The average chip-junction temperature,  $T_J$ , in °C can be obtained from the following:


1.  $T_J = T_A + (P_D \times \theta_{JA})$
2.  $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

where:

- $\theta_{JA}$  = package thermal resistance, Junction-to-ambient (°C/W), provided in [Table 8-1 on page 90](#).
- $\theta_{JC}$  = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in [Table 8-1 on page 90](#).
- $\theta_{HEAT\ SINK}$  = cooling device thermal resistance (°C/W), provided in the device datasheet.
- $P_D$  = device power consumption (W) estimated from data provided in the section "[Power Consumption](#)" on page 51.
- $T_A$  = ambient temperature (°C).


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature  $T_J$  in °C.

**Figure 8-3.** TQFP-100 package drawing



COMMON DIMENSIONS IN MM

| SYMBOL | Min       | Max  | NOTES |
|--------|-----------|------|-------|
| A      | ----      | 1.20 |       |
| A1     | 0.95      | 1.05 |       |
| C      | 0.09      | 0.20 |       |
| D      | 16.00 BSC |      |       |
| D1     | 14.00 BSC |      |       |
| E      | 16.00 BSC |      |       |
| E1     | 14.00 BSC |      |       |
| J      | 0.05      | 0.15 |       |
| L      | 0.45      | 0.75 |       |
| e      | 0.50 BSC  |      |       |
| f      | 0.17      | 0.27 |       |



**Table 8-8.** Device and Package Maximum Weight

|     |    |
|-----|----|
| 500 | mg |
|-----|----|

**Table 8-9.** Package Characteristics

|                            |                         |
|----------------------------|-------------------------|
| Moisture Sensitivity Level | Jdec J-STD0-20D - MSL 3 |
|----------------------------|-------------------------|

**Table 8-10.** Package Reference

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification   | E3     |

## 10. Errata

### 10.1 rev E

#### 10.1.1 ADCIFA

- 1 **ADCREFP/ADCREFN can not be selected as an external ADC reference by setting the ADCIFA.CFG.EXREF bit to one**

**Fix/Workaround**

A voltage reference can be applied on ADCREFP/ADCREFN pins if the ADCIFA.CFG.EXREF bit is set to zero, the ADCIFA.CFG.RS bit is set to zero and the voltage reference applied on ADCREFP/ADCREFN pins is higher than the internal 1V reference.

#### 10.1.2 AST

- 1 **AST wake signal is released one AST clock cycle after the BUSY bit is cleared**

After writing to the Status Clear Register (SCR) the wake signal is released one AST clock cycle after the BUSY bit in the Status Register (SR.BUSY) is cleared. If entering sleep mode directly after the BUSY bit is cleared the part will wake up immediately.

**Fix/Workaround**

Read the Wake Enable Register (WER) and write this value back to the same register. Wait for BUSY to clear before entering sleep mode.

#### 10.1.3 aWire

- 1 **aWire MEMORY\_SPEED\_REQUEST command does not return correct CV**

The aWire MEMORY\_SPEED\_REQUEST command does not return a CV corresponding to the formula in the aWire Debug Interface chapter.

**Fix/Workaround**

Issue a dummy read to address 0x100000000 before issuing the MEMORY\_SPEED\_REQUEST command and use this formula instead:

$$f_{sab} = \frac{7f_{aw}}{CV-3}$$

#### 10.1.4 Power Manager

- 1 **TWIS may not wake the device from sleep mode**

If the CPU is put to a sleep mode (except Idle and Frozen) directly after a TWI Start condition, the CPU may not wake upon a TWIS address match. The request is NACKed.

**Fix/Workaround**

When using the TWI address match to wake the device from sleep, do not switch to sleep modes deeper than Frozen. Another solution is to enable asynchronous EIC wake on the TWIS clock (TWCK) or TWIS data (TWD) pins, in order to wake the system up on bus events.

## 10.2 rev D

### 10.2.1 ADCIFA

- 1 **ADCREFP/ADCREFN can not be selected as an external ADC reference by setting the ADCIFA.CFG.EXREF bit to one**

#### **Fix/Workaround**

A voltage reference can be applied on ADCREFP/ADCREFN pins if the ADCIFA.CFG.EXREF bit is set to zero, the ADCIFA.CFG.RS bit is set to zero and the voltage reference applied on ADCREFP/ADCREFN pins is higher than the internal 1V reference.

### 10.2.2 AST

- 1 **AST wake signal is released one AST clock cycle after the BUSY bit is cleared**

After writing to the Status Clear Register (SCR) the wake signal is released one AST clock cycle after the BUSY bit in the Status Register (SR.BUSY) is cleared. If entering sleep mode directly after the BUSY bit is cleared the part will wake up immediately.

#### **Fix/Workaround**

Read the Wake Enable Register (WER) and write this value back to the same register. Wait for BUSY to clear before entering sleep mode.

### 10.2.3 aWire

- 1 **aWire MEMORY\_SPEED\_REQUEST command does not return correct CV**

The aWire MEMORY\_SPEED\_REQUEST command does not return a CV corresponding to the formula in the aWire Debug Interface chapter.

#### **Fix/Workaround**

Issue a dummy read to address 0x100000000 before issuing the MEMORY\_SPEED\_REQUEST command and use this formula instead:

$$f_{sab} = \frac{7f_{aw}}{CV-3}$$

### 10.2.4 GPIO

- 1 **Clearing Interrupt flags can mask other interrupts**

When clearing interrupt flags in a GPIO port, interrupts on other pins of that port, happening in the same clock cycle will not be registered.

#### **Fix/Workaround**

Read the PVR register of the port before and after clearing the interrupt to see if any pin change has happened while clearing the interrupt. If any change occurred in the PVR between the reads, they must be treated as an interrupt.

### 10.2.5 Power Manager

- 1 **Clock Failure Detector (CFD) can be issued while turning off the CFD**

While turning off the CFD, the CFD bit in the Status Register (SR) can be set. This will change the main clock source to RCSYS.

#### **Fix/Workaround**

Solution 1: Enable CFD interrupt. If CFD interrupt is issues after turning off the CFD, switch back to original main clock source.

Solution 2: Only turn off the CFD while running the main clock on RCSYS.

|           |                                                |            |
|-----------|------------------------------------------------|------------|
| 7.9       | Timing Characteristics .....                   | 70         |
| <b>8</b>  | <b><i>Mechanical Characteristics</i> .....</b> | <b>90</b>  |
| 8.1       | Thermal Considerations .....                   | 90         |
| 8.2       | Package Drawings .....                         | 91         |
| 8.3       | Soldering Profile .....                        | 95         |
| <b>9</b>  | <b><i>Ordering Information</i> .....</b>       | <b>96</b>  |
| <b>10</b> | <b><i>Errata</i> .....</b>                     | <b>97</b>  |
| 10.1      | rev E .....                                    | 97         |
| 10.2      | rev D .....                                    | 101        |
| <b>11</b> | <b><i>Datasheet Revision History</i> .....</b> | <b>106</b> |
| 11.1      | Rev. D – 01/12 .....                           | 106        |
| 11.2      | Rev. C – 08/11 .....                           | 106        |
| 11.3      | Rev. B – 03/11 .....                           | 106        |
| 11.4      | Rev. A – 10/10 .....                           | 107        |