

Welcome to **E-XFL.COM** 

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application enacific microcontrollars are anaineared to

D-1-11-	
Details	
Product Status	Active
Applications	Automotive
Core Processor	ARM® Cortex®-M3
Program Memory Type	FLASH (48kB)
Controller Series	-
RAM Size	3K x 8
Interface	LIN, SSI, UART
Number of I/O	10
Voltage - Supply	5.5V ~ 28V
Operating Temperature	-40°C ~ 175°C
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-48-29
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/tle9873qxw40xuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **TLE9873QXW40**



## **Table of Contents**

<b>21</b> 21.1	High-Speed Synchronous Serial Interface (SSC1/SSC2)	
21.2 21.2.1	Introduction	
	•	
22	Measurement Unit	
22.1 22.2	Features	
22.2 22.2.1	Block Diagram	
22.2.1.1	Block Diagram BEMF Comparator	
23	Measurement Core Module (incl. ADC2)	70
23.1	Features	
23.2	Introduction	70
23.2.1	Block Diagram	70
23.2.2	Measurement Core Module Modes Overview	71
24	10-Bit Analog Digital Converter (ADC1)	72
24.1	Features	
24.2	Introduction	
24.2.1	Block Diagram	73
25	High-Voltage Monitor Input	74
25.1	Features	74
25.2	Introduction	74
25.2.1	Block Diagram	74
26	Bridge Driver (incl. Charge Pump)	
26.1	Features	
26.2	Introduction	
26.2.1	Block Diagram	
26.2.2	General	
27	Current Sense Amplifier	
27.1	Features	
27.2 27.2.1	Introduction	
21.2.1	Block Diagram	
28	Application Information	
28.1	BLDC Driver	
28.2	ESD Immunity According to IEC61000-4-2	80
29	Electrical Characteristics	
29.1	General Characteristics	
29.1.1	Absolute Maximum Ratings	
29.1.2	Functional Range	
29.1.3	Current Consumption	
29.1.4	Thermal Resistance	
29.1.5 29.2	Timing Characteristics	
	PMILIO Supply (VDDR) Parameters	
29.2.1 29.2.2	PMU I/O Supply (VDDP) Parameters	
29.2.2 29.2.3	VDDEXT Voltage Regulator (5.0V) Parameters	
29.2.3 29.2.4	VPRE Voltage Regulator (PMU Subblock) Parameters	
29.2.4.1	Load Sharing Scenarios of VPRE Regulator	
29.2.5	Power Down Voltage Regulator (PMU Subblock) Parameters	
	, , , , , , , , , , , , , , , , , , , ,	



## **Device Pinout and Pin Configuration**

 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State <sup>1)</sup>	Function
GH2	7	Р	_	Gate High Side FET 2
SH1	8	Р	_	Source High Side FET 1
GH1	9	Р	_	Gate High Side FET 1
SL	10	Р	_	Source Low Side FET
GL2	12	Р	_	Gate Low Side FET 2
GL1	13	Р	_	Gate Low Side FET 1
GH3	5	Р	_	Gate High Side FET 3
GL3	11	Р	_	Gate Low Side FET 3
Others	•	•		
GND_REF	33	Р	_	GND for VAREF
VAREF	34	I/O	_	5V ADC1 reference voltage, optional buffer or input
OP1	37	I	_	Negative operational amplifier input
OP2	36	I	_	Positive operational amplifier input
TMS	20	I I/O	I/PD	TMS Test Mode Select input SWD Serial Wire Debug input/output
RESET	22	I/O	_	Reset input, not available during Sleep Mode
EP	_	_	_	Exposed Pad, connect to GND

<sup>1)</sup> Only valid for digital IOs

<sup>2)</sup> Also named VDD5V.

<sup>3)</sup> Also named VDD1V5.



**Modes of Operation** 

Sleep Mode is activated after 5 consecutive watchdog failures or in case of supply failure (5 times). In this case, MON is enabled as the wake source and Cyclic Wake-Up is activated with 1s of wake time.

### Sleep Mode with Cyclic Wake-Up

The Cyclic Wake-Up Mode is a special operating mode of the Sleep Mode. The transition to Cyclic Wake-Up Mode is performed by first setting the corresponding bits in the mode control register followed by the Sleep and Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (LIN and/or MON) are available, as in normal Sleep Mode.

When using Sleep Mode with cyclic wake-up the voltage regulator is switched off and started again with the wake. A limited number of registers is buffered during sleep, and can be used by SW e.g. for counting sleep/wake cycles.

#### **MCU Slow Down Mode**

In MCU Slow Down Mode the MCU frequency is reduced for saving power during operation. LIN communication is still possible. LS MOSFET can be activated.

### **Wake-Up Source Prioritization**

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. This is to ensure that no wake-up event is lost.

As default wake-up source, the MON input is activated after power-on reset only. Additionally, the device is in Cyclic Wake-Up Mode with the max. configurable dead time setting.

The following table shows the possible power mode configurations including the Stop Mode.

**Table 3** Power Mode Configurations

Module/Function	<b>Active Mode</b>	Stop Mode	Sleep Mode	Comment
VDDEXT	ON/OFF	ON (no dynamic load)/OFF	OFF	_
Bridge Driver	ON/OFF	OFF	OFF	
LIN TRx	ON/OFF	wake-up only/ OFF	wake-up only/ OFF	-
VS sense	ON/OFF brownout detection	brownout detection	POR on VS	brownout det. done in PCU
GPIO 5V (wake-up)	n.a.	disabled/static	OFF	_
GPIO 5V (active)	ON	ON	OFF	_
WDT1	ON	OFF	OFF	_
CYCLIC WAKE	n.a.	cyclic wake-up/ cyclic sense/OFF	cyclic wake-up/ OFF	_
Measurement	ON <sup>1)</sup>	OFF	OFF	_
MCU	ON/slow- down/STOP	STOP <sup>2)</sup>	OFF	-
CLOCK GEN (MC)	ON	OFF	OFF	_
LP_CLK (18 MHz)	ON	OFF	OFF	WDT1
LP_CLK2 (100 kHz)	P_CLK2 (100 kHz) ON/OFF		ON/OFF	for cyclic wake-up

Data Sheet 16 Rev. 1.1, 2017-03-13



Power Management Unit (PMU)

# 5 Power Management Unit (PMU)

## 5.1 Features

- System modes control (startup, sleep, stop and active)
- Power management (cyclic wake-up)
- Control of system voltage regulators with diagnosis (overload, short, overvoltage)
- Fail safe mode detection and operation in case of system errors (watchdog fail)
- Wake-up sources configuration and management (LIN, MON, GPIOs)
- System error logging

### 5.2 Introduction

The power management unit is responsible for generating all required voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). The power management unit is designed to ensure fail-safe behavior of the system IC by controlling all system modes including the corresponding transitions. Additionally, the PMU provides well defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functionalities especially the reset behavior of the embedded MCU. All these functions are controlled by a state machine. The system master functionality of the PMU make use of an independent logic supply and system clock. For this reason, the PMU has an "Internal logic supply and system clock" module which works independently of the MCU clock.

Data Sheet 18 Rev. 1.1, 2017-03-13



### System Control Unit - Digital Modules (SCU-DM)

- f<sub>MI CLK</sub> Measurement interface clock
- f<sub>TFILT CLK</sub> Analog module filter clock
- LP CLK Clock source for all PMU submodules and WDT1

### **ICU (Interrupt Control Unit)**

- NMI (Non-Maskable Interrupt)
- INTISR<15,13:4,1,0> External interrupt signals

### **RCU (Reset Control Unit)**

- PMU\_1V5DidPOR Undervoltage reset of power down supply
- PMU\_PIN Reset generated by reset pin
- PMU ExtWDT WDT1 reset
- PMU IntWDT WDT (SCU) reset
- PMU\_SOFT Software reset
- PMU\_Wake Sleep Mode/Stop Mode exit with reset
- RESET TYPE 3 Peripheral reset (contains all resets)
- RESET\_TYPE\_4 Peripheral reset (without SOFT and WDT reset)

#### **Port Control**

- P0 POCONy.PDMx driver strength control
- P1\_POCONy.PDMx driver strength control

### **MISC Control**

MODPISELx Mode selection registers for UART (source section) and Timer (trigger or count selection)

### 6.3 Clock Generation Unit

The Clock Generation Unit (CGU) enables a flexible clock generation for TLE9873QXW40. During user program execution, the frequency can be modified to optimize the performance/power consumption ratio, allowing power consumption to be adapted to the actual application state.

The CGU in the TLE9873QXW40 consists of one oscillator circuit (OSC\_HP), a Phase-Locked Loop (PLL) module with an internal oscillator (OSC\_PLL), and a Clock Control Unit (CCU). The CGU can convert a low-frequency input/external clock signal to a high-frequency internal clock.

The system clock  $f_{\rm SYS}$  is generated from of the following selectable clocks:

- PLL clock output  $f_{PLL}$
- Direct clock from oscillator OSC\_HP  $f_{\rm OSC}$
- Low precision clock  $f_{\text{LP CLK}}$  (HW-enabled for startup after reset and during power-down wake-up sequence)

Data Sheet 27 Rev. 1.1, 2017-03-13



**DMA Controller** 

## 9.2 Introduction

Please also refer to Chapter 9.3, Functional Description.

# 9.2.1 Block Diagram




Figure 13 DMA Controller Top Level Block Diagram



**Memory Control Unit** 

# 11.3 NVM Module (Flash Memory)

The Flash Memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data.

### **Features**

- In-system programming via LIN (Flash Mode) and SWD
- Error Correction Code (ECC) for detection of single-bit and double-bit errors and dynamic correction of single Bit errors.
- Interrupts and signals double-bit error by NMI
- Program width of 128 byte (page)
- Minimum erase width of 128 bytes (page)
- Integrated hardware support for EEPROM emulation
- 8 byte read access
- Physical read access time: 75 ns
- · Code read access acceleration integrated; read buffer and automatic pre-fetch
- Page program time: 3 ms
- Page erase (128 bytes) and sector erase (4K bytes) time: 4ms

Note: The user has to ensure that no flash operations which change the content of the flash get interrupted at any time.

The clock for the NVM is supplied with the system frequency fsys. Integrated firmware routines are provided to erase NVM, and other operations including EEPROM emulation are provided as well.

Data Sheet 40 Rev. 1.1, 2017-03-13



### **GPIO Ports and Peripheral I/O**

### 14.2.2 Port 2

**Figure 18** shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2\_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt trigger device and can be read via register P2\_DATA. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register P2\_PUDSEL selects whether a pull-up or the pull-down device is activated while register P2\_PUDEN enables or disables the pull device. The analog input (AnalogIn) bypasses the digital circuitry and Schmitt trigger device for direct feed-through to the ADC input channels.




Figure 18 General Structure of Input Port (P2)



Capture/Compare Unit 6 (CCU6)

# 18 Capture/Compare Unit 6 (CCU6)

### 18.1 Feature Set Overview

This section gives an overview over the different building blocks and their main features.

#### **Timer 12 Block Features**

- Three capture/compare channels, each channel can be used either as capture or as compare channel
- Generation of a three-phase PWM supported (six outputs, individual signals for high-side and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of T12 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Start can be controlled by external events
- Capability of counting external events
- Multiple interrupt request sources
- · Hysteresis-like control mode

#### **Timer 13 Block Features**

- · One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- · Concurrent update of T13 registers
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- · Single-shot mode supported
- Start can be controlled by external events
- Capability of counting external events

### **Additional Specific Functions**

- Block commutation for brushless DC-drives implemented
- Position detection via hall-sensor pattern
- Noise filter supported for position input signals
- · Automatic rotational speed measurement and commutation control for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage

### 18.2 Introduction

The CCU6 unit is made up of a Timer T12 block with three capture/compare channels and a Timer T13 block with one compare channel. The T12 channels can independently generate PWM signals or accept capture triggers, or they can jointly generate control signal patterns to drive DC-motors or inverters.

A rich set of status bits, synchronized updating of parameter values via shadow registers, and flexible generation of interrupt request signals provide efficient software-control.

Data Sheet 59 Rev. 1.1, 2017-03-13



Measurement Core Module (incl. ADC2)

### 23.2.2 Measurement Core Module Modes Overview

The basic function of this unit, is the digital signal processing of several analog digitized measurement signals by means of filtering, level comparison and interrupt generation. The Measurement Core module processes ten channels in a quasi parallel process.

As shown in the figure above, the ADC2 postprocessing unit consists of a channel controller (Sequencer), an 10-channel demultiplexer and the signal processing block, which filters and compares the sampled ADC2 values for each channel individually. The channel control block controls the multiplexer sequencing on the analog side before the ADC2 and on the digital domain after the ADC2. As described in the following section, the channel sequence can be controlled in a flexible way, which allows a certain degree of channel prioritization.

This capability can be used e.g. to set a higher priority to supply voltage channels compared to the other channel measurements. The Measurement Core Module offers additionally two different post-processing measurement modes for over-/undervoltage detection and for two-level threshold detection.

The channel controller (sequencer) runs in one of the following modes:

"Normal Sequencer Mode" – channels are selected according to the 10 sequence registers which contain individual enablers for each of the 10 channels.

"Exceptional Interrupt Measurement" – following a hardware event, a high priority channel is inserted into the current sequence. The current actual measurement is not destroyed.

"Exceptional Sequence Measurement" – following a hardware event, a complete sequence is inserted after the current measurement is finished. The current sequence is interrupted by the exception sequence.

Data Sheet 71 Rev. 1.1, 2017-03-13



**High-Voltage Monitor Input** 

# 25 High-Voltage Monitor Input

## 25.1 Features

- High-voltage input with  $V_{
  m S}/2$  threshold voltage
- · Integrated selectable pull-up and pull-down current sources
- · Wake capability for power saving modes
- · Level change sensitivity configurable for transitions from low to high, high to low or both directions

### 25.2 Introduction

This module is dedicated to monitor external voltage levels above or below a specified threshold or it can be used to detect a wake-up event at the high-voltage MON pin in low-power mode. The input is sensitive to a input level monitoring, this is available when the module is switched to active mode with the SFR bit EN.

To use the Wake function during low power mode of the IC, the monitoring pin is switched to Sleep Mode via the SFR bit EN.

## 25.2.1 Block Diagram




Figure 29 Monitoring Input Block Diagram



**Application Information** 

# 28.2 ESD Immunity According to IEC61000-4-2

Note: Tests for ESD immunity according to IEC61000-4-2 "Gun test" (150pF, 330 $\Omega$ ) has been performed. The results and test condition will be available in a test report.

Table 16 ESD "Gun Test"

Performed Test	Result	Unit	Remarks
ESD at pin LIN, versus GND <sup>1)</sup>	> 6	kV	<sup>2)</sup> positive pulse
ESD at pin LIN, versus GND <sup>1)</sup>	< -6	kV	<sup>2)</sup> negative pulse

<sup>1)</sup> ESD test "ESD GUN" is specified with external components; see application diagram:  $C_{\text{MON}}$  = 100 nF,  $R_{\text{MON}}$  = 1 k $\Omega$ ,  $C_{\text{LIN}}$  = 220 pF,  $C_{\text{VS}}$  = >20  $\mu$ F ELCO + 100 nF ESR < 1  $\Omega$ ,  $C_{\text{VSD}}$  = 1  $\mu$ F,  $R_{\text{VSD}}$  = 2  $\Omega$ .

Data Sheet 80 Rev. 1.1, 2017-03-13

<sup>2)</sup> ESD susceptibility "ESD GUN" according to LIN EMC Test Specification, Section 4.3 (IEC 61000-4-2). To be tested by external test house (IBEE Zwickau)



# 29.4 Flash Memory

This chapter includes the parameters for the 48 kByte embedded flash module.

### 29.4.1 Flash Parameters

### Table 29 Flash Characteristics<sup>1)</sup>

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Programming time per 128 byte page	$t_{PR}$	_	3 <sup>2)</sup>	3.5	ms	3V < V <sub>S</sub> < 28V	P_4.1.1
Erase time per sector/page	$t_{\sf ER}$	_	<b>4</b> <sup>2)</sup>	4.5	ms	3V < V <sub>S</sub> < 28V	P_4.1.2
Data retention time	$t_{RET}$	20	-	-	years	1,000 erase / program cycles	P_4.1.3
Data retention time	$t_{RET}$	50	_	_	years	1,000 erase / program cycles $T_{\rm j}$ = 30°C <sup>3)</sup>	P_4.1.9
Flash erase endurance for user sectors	$N_{ER}$	30	_	_	kcycles	Data retention time 5 years	P_4.1.4
Flash erase endurance for security pages	$N_{SEC}$	10	_	_	cycles	<sup>4)</sup> Data retention time 20 years	P_4.1.5
Drain disturb limit	$N_{DD}$	32	_	_	kcycles	5)	P_4.1.6
Junction temperature range 1	T <sub>j_extend_</sub>	-40	-	150	°C		P_4.1.10
Junction temperature range 2	$T_{j\_extend\_}$ 2	-40	_	165	°C	<sup>1)</sup> incl. Flash erase/write/rea d	P_4.1.11
Junction temperature range 3	$T_{j\_extend\_}$	165	_	175	°C	<sup>1)</sup> incl. Flash read	P_4.1.12

- 1) Not subject for production test, specified by design.
- 2) Programming and erase times depend on the internal Flash clock source. The control state machine needs a few system clock cycles. The requirement is only relevant for extremely low system frequencies.
- 3) Derived by extrapolation of lifetime tests.
- 4)  $T_i = 25 \,^{\circ}\text{C}$ .
- 5) This parameter limits the number of subsequent programming operations within a physical sector without a given page in this sector being (re-)programmed. The drain disturb limit is applicable if wordline erase is used repeatedly. For normal sector erase/program cycles this limit will not be violated. For data sectors the integrated EEPROM emulation firmware routines handle this limit automatically, for wordline erases in code sectors (without EEPROM emulation) it is recommended to execute a software based refresh, which may make use of the integrated random number generator NVMBRNG to statistically start a refresh.



Table 33 Electrical Characteristics LIN Transceiver (cont'd)

Parameter	Symbol		Value	es	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Duty cycle D2 Normal Slope Mode (for worst case at 20 kbit/s)	t <sub>duty2</sub>	-	-	0.581		$^{4)}$ duty cycle 2 ${\rm TH_{Rec}}({\rm min}) = 0.422 \times V_{\rm S};$ ${\rm TH_{Dom}}({\rm min}) =$ $0.284 \times V_{\rm S};$ $V_{\rm S} = 5.5 \dots 18 \ {\rm V};$ $t_{\rm bit} = 50 \ {\rm \mu s};$ ${\rm D2} = t_{\rm bus\_rec(max)}/2 \ t_{\rm bit};$ LIN Spec 2.2 (Par. 28)	P_6.1.20
AC Characteristics - Trans	ceiver Lo	w Slope	Mode				
Propagation delay bus dominant to RxD LOW	$t_{d(L),R}$	0.1	_	6	μs	LIN Spec 2.2 (Param. 31)	P_6.1.21
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R}$	0.1	_	6	μs	LIN Spec 2.2 (Param. 31)	P_6.1.22
Receiver delay symmetry	t <sub>sym,R</sub>	-2	_	2	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}};$ LIN Spec 2.2 (Par. 32)	P_6.1.23
Duty cycle D3 (for worst case at 10,4 kbit/s)	t <sub>duty1</sub>	0.417	_	-		$^{4)}$ duty cycle 3 $^{7}$ TH <sub>Rec</sub> (max) = $^{9}$ 0.778 × $^{7}$ $^{9}$ ; $^{9}$ TH <sub>Dom</sub> (max) = $^{9}$ 0.616 × $^{7}$ $^{9}$ $^{9}$ $^{9}$ $^{9}$ 5.5 18 V; $^{9}$	P_6.1.24
Duty cycle D4 (for worst case at 10,4 kbit/s)	t <sub>duty2</sub>	_	_	0.590		$^{4)}$ duty cycle 4 $^{4)}$ TH <sub>Rec</sub> (min) = 0.389 × $V_{\rm S}$ ; $^{4)}$ TH <sub>Dom</sub> (min) = 0.251 × $V_{\rm S}$ ; $^{4)}$ $^{$	P_6.1.25
<b>AC Characteristics - Trans</b>	ceiver Fa	st Slope	Mode				
Propagation delay bus dominant to RxD LOW	$t_{d(L),R}$	0.1	_	6	μs	_	P_6.1.26
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R}$	0.1	_	6	μs	_	P_6.1.27
Receiver delay symmetry	$t_{sym,R}$	-1.5	_	1.5	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}};$ -40°C \le T <sub>j</sub> \le 150°C;	P_6.1.28
Receiver delay symmetry- Extended temperature range	t <sub>sym,R_HT</sub>	-2.0	_	2.0	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}};$ 150°C < $T_{\text{j}} \le 175$ °C;	P_6.1.74



# 29.7 High-Speed Synchronous Serial Interface

# 29.7.1 SSC Timing Parameters

The table below provides the SSC timing in the TLE9873QXW40.

## Table 34 SSC Master Mode Timing (Operating Conditions apply; CL = 50 pF)

Parameter	Symbol	Symbol Values				Note /	Number
		Min.	Тур.	Max.		Test Condition	
SCLK clock period	$t_0$	1) 2 * T <sub>SSC</sub>	_	_		$^{2)} V_{\rm DDP} > 2.7 \text{ V}$	P_7.1.1
MTSR delay from SCLK	$t_1$	10	_	_	ns	$^{2)} V_{\rm DDP} > 2.7 \text{ V}$	P_7.1.2
MRST setup to SCLK	$t_2$	10	_	_	ns	$^{2)} V_{\rm DDP} > 2.7 \text{ V}$	P_7.1.3
MRST hold from SCLK	$t_3$	15	_	_	ns	$^{2)} V_{\rm DDP} > 2.7 \text{ V}$	P_7.1.4

<sup>1)</sup>  $T_{\text{SSCmin}} = T_{\text{CPU}} = 1/f_{\text{CPU}}$ . If  $f_{\text{CPU}} = 20$  MHz,  $t_0 = 100$  ns.  $T_{\text{CPU}}$  is the CPU clock period.

<sup>2)</sup> Not subject to production test, specified by design.




Figure 37 SSC Master Mode Timing



## 29.8.3 ADC2-VBG

## 29.8.3.1 ADC2 Reference Voltage VBG

### Table 37 DC Specifications

 $V_{\rm S}$  = 3.0 V to 28 V,  $T_{\rm j}$  = -40 °C to +175 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Reference Voltage	$V_{BG}$	1.199	1.211	1.223	V	1)	P_8.3.1

<sup>1)</sup> Not subject to production test, specified by design.

# 29.8.3.2 ADC2 Specifications

## Table 38 DC Specifications

Parameter	Symbol	Values			Unit	Note /	Number	
		Min.	n. Typ. I			Test Condition		
Resolution	RES	_	8	_	Bits	Full	P_8.3.18	
Guaranteed offset error	EA <sub>OFF_8</sub>	-2.0	±0.3	2.0	LSB	not calibrated	P_8.3.19	
Gain error	EA <sub>Gain_8</sub>	-2.0	±0.5	2.0	%FSR	not calibrated	P_8.3.20	
Differential non-linearity (DNL)	EA <sub>DNL_8</sub>	-0.8	±0	0.8	LSB	Full; -40°C $\leq T_j \leq$ 150°C	P_8.3.21	
Differential non-linearity (DNL)-Extended temperature range	EA <sub>DNL_8</sub> Bit_HT	-1.2	±0	1.2	LSB	Full; 150°C < T <sub>j</sub> ≤ 175°C	P_8.3.28	
Integral non-linearity (INL)	EA <sub>INL_8Bi</sub>	-1.2	±0	1.2	LSB	Full; -40°C $\leq T_{\rm j} \leq$ 150°C	P_8.3.22	
Integral non-linearity (INL)-Extended temperature range	EA <sub>INL_8Bi</sub> t_HT	-1.50	±0	1.50	LSB	Full; 150°C < T <sub>j</sub> ≤ 175°C	P_8.3.29	



## 29.12 MOSFET Driver

## 29.12.1 Electrical Characteristics

Table 42 Electrical Characteristics MOSFET Driver

Parameter	Symbol	Values		S	Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.				
MOSFET Driver Output								
Maximum total charge driver capability	$\mathcal{Q}_{tot\_max}$	-	_	100	nC	<sup>1)</sup> Due to Charge Pump currrent capability only 3 x MOSFETs + additional external capacitors with a total charge of max. 100nC can be driven simultaneous at a PWM frequency of 25 kHz.	P_12.1.20	
Source current - Charge current (low gate voltage)- High Side Driver	$I_{Soumax\_HS}$	230	345	450	mA	$\begin{split} V_{\mathrm{SD}} &\geq 8 \text{ V, } C_{\mathrm{Load}} = 10 \text{ nF,} \\ I_{\mathrm{Sou}} &= C_{\mathrm{Load}} * \text{ slew rate (} = \\ 20\%\text{-}50\% \text{ of } V_{\mathrm{GHx1}}\text{),} \\ I_{\mathrm{CHARGE}} &= I_{\mathrm{DISCHG}} = \\ 31(\text{max}) \end{split}$	P_12.1.78	
Sink current - Discharge current-High Side Driver	$I_{ m Sinkmax\_HS}$	230	330	450	mA	$V_{\rm SD} \ge 8$ V, $C_{\rm Load} = 10$ nF, $I_{\rm Sink} = C_{\rm Load}$ * slew rate ( = 50%-20% of $V_{\rm GHx1}$ ), $I_{\rm CHARGE} = I_{\rm DISCHG} = 31 ({\rm max})$	P_12.1.79	
Source current - Charge current (low gate voltage)-Low Side Driver	$I_{Soumax\_LS}$	200	295	375	mA	$V_{\mathrm{SD}} \geq$ 8 V, $C_{\mathrm{Load}}$ = 10 nF, $I_{\mathrm{Sou}}$ = $C_{\mathrm{Load}}$ * slew rate ( = 20%-50% of $V_{\mathrm{GLx1}}$ ), $I_{\mathrm{CHARGE}}$ = $I_{\mathrm{DISCHG}}$ = 31(max)	P_12.1.80	
Sink current - Discharge current-Low Side Driver	$I_{Sinkmax\_LS}$	200	314	375	mA	$\begin{split} V_{\mathrm{SD}} &\geq 8 \; \mathrm{V}, \; C_{\mathrm{Load}} = 10 \; \mathrm{nF}, \\ I_{\mathrm{Sink}} &= C_{\mathrm{Load}} \; ^{\star} \; \mathrm{slew} \; \mathrm{rate} \; ( = 50\%\text{-}20\% \; \mathrm{of} \; V_{\mathrm{GLx1}}), \\ I_{\mathrm{CHARGE}} &= I_{\mathrm{DISCHG}} = 31 (\mathrm{max}) \end{split}$	P_12.1.81	
High level output voltage Gxx vs. Sxx	$V_{Gxx1}$	10	-	14	V	$V_{\rm SD}$ $\geq$ 8V, $C_{\rm Load}$ = 10 nF, $I_{\rm CP}$ =2.5 mA <sup>2)</sup> .	P_12.1.3	
High level output voltage GHx vs. SHx	$V_{Gxx2}$	8	_	_	V	$V_{\rm SD}$ = 6.4 V <sup>1)</sup> , $C_{\rm Load}$ = 10 nF, $I_{\rm CP}$ =2.5 mA <sup>2)</sup>	P_12.1.4	
High level output voltage GHx vs. SHx	$V_{Gxx3}$	7	_	_	V	$V_{\rm SD}$ = 5.4 V, $C_{\rm Load}$ = 10 nF, $I_{\rm CP}$ =2.5 mA <sup>2</sup> )	P_12.1.5	



Table 42 Electrical Characteristics MOSFET Driver (cont'd)

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Input propagation time (HS on)	$t_{P(IHN)max}$	_	200	350	ns	$C_{\mathrm{Load}}$ = 10 nF, $I_{\mathrm{Charge}}$ =31(max), 25% of $V_{\mathrm{Gxx1}}$	P_12.1.28
Input propagation time (HS off)	$t_{P(IHF)max}$	_	200	300	ns	$\begin{aligned} C_{\text{Load}} &= 10 \text{ nF,} \\ I_{\text{Discharge}} &= 31 (\text{max}), \\ 75\% \text{ of } V_{\text{Gxx1}} \end{aligned}$	P_12.1.29
Absolute input propagation time difference between propagation times for all LSx (LSx on)	$t_{Pon(diff)LSx}$	_	-	100	ns	$C_{\rm Load}$ = 10 nF, $I_{\rm Charge}$ =31(max), 25% of $V_{\rm Gxx1}$	P_12.1.30
Absolute input propagation time difference between propagation times for all LSx (LSx off)	$t_{Poff(diff)LSx}$	_	-	100	ns	$C_{\rm Load}$ = 10 nF, $I_{\rm Discharge}$ =31(max), 75% of $V_{\rm Gxx1}$	P_12.1.41
Absolute input propagation time difference between propagation times for all HSx (HSx on)	t <sub>Pon(diff)</sub> HSx	_	_	100	ns	$C_{\rm Load}$ = 10 nF, $I_{\rm Charge}$ =31(max), 25% of $V_{\rm Gxx1}$	P_12.1.42
Absolute input propagation time difference between propagation times for all HSx (HSx off)	t <sub>Poff(diff)</sub> HSx	_	_	100	ns	$C_{\rm Load} = 10 \ \rm nF,$ $I_{\rm Discharge} = 31 (\rm max),$ $75\% \ \rm of \ V_{\rm Gxx1}$	P_12.1.43
Drain source monitoring							
Drain source monitoring threshold	$V_{\sf DSMONVTH}$	- 0.07 0.35 0.55 0.65 0.90 1.00 1.20 1.40	- 0.25 0.50 0.75 1.00 1.25 1.5 1.75 2.00	- 0.40 0.650 0.90 1.25 1.45 1.80 2.10 2.40	V	DRV_CTRL3.DSMONVT H<2:0> xxx 000 001 010 011 100 101 110 111	P_12.1.46
Open load diagnosis curren		1		1	1		
Pull-up diagnosis current	$I_{PUDiag}$	-220	-370	-520	μA	$I_{\text{DISCHG}}$ = 1; $V_{\text{SHx}}$ = 5.0 V	P_12.1.47
Pull-down diagnosis current	$I_{PDDiag}$	650	900	1100	μA	$I_{\text{DISCHG}}$ = 1; $V_{\text{SHx}}$ = 5.0 V	P_12.1.48
Charge pump					T	T	1
Output voltage VCP vs. VSD	$V_{CPmin1}$	8.5	_	_	V	$\begin{split} V_{\mathrm{VSD}} &= 5.4 \mathrm{V}, \\ I_{\mathrm{CP}} &= 5 \mathrm{\ mA}, \\ C_{\mathrm{CP1}}, C_{\mathrm{CP2}} &= 220 \mathrm{\ nF}, \\ \mathrm{Bridge\ Driver\ enabled} \\ -40^{\circ}\mathrm{C} &\leq T_{\mathrm{i}} \leq 150^{\circ}\mathrm{C} \end{split}$	P_12.1.53



## Table 42 Electrical Characteristics MOSFET Driver (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output voltage VCP vs. VSD-Extended temperature range	$V_{CPmin1\_HT}$	8.4	-	_	V	$V_{\rm VSD}$ = 5.4V, $I_{\rm CP}$ =5 mA, $C_{\rm CP1}$ , $C_{\rm CP2}$ = 220 nF, Bridge Driver enabled 150°C < $T_{\rm j}$ ≤ 175°C	P_12.1.85
Regulated output voltage VCP vs. VSD	$V_{CP}$	12	14	16	V	$8 \text{ V} \leq V_{\text{VSD}} \leq 28, \\ I_{\text{CP}} = 10 \text{mA}, \\ C_{\text{CP1}}, C_{\text{CP2}} = 220 \text{ nF}, \\ f_{\text{CP}} = 250 \text{kHz}$	P_12.1.49
Turn ON Time	t <sub>ON_VCP</sub>	10	24	40	us	$8 \text{ V} \leq V_{\text{VSD}} \leq 28,$ (25%) of $V_{\text{CP}}^{1)4}$ , $C_{\text{CP1}}$ , $C_{\text{CP2}}$ =220 nF, $f_{\text{CP}}$ =250kHz	P_12.1.59
Rise time	t <sub>rise_VCP</sub>	20	60	88	us	$8 \text{ V} \le V_{\text{VSD}} \le 28,$ (25-75%) of $V_{\text{CP}}^{-1)5}$ , $C_{\text{CP1}}$ , $C_{\text{CP2}}$ =220 nF, $f_{\text{CP}}$ =250kHz	P_12.1.60

<sup>1)</sup> Not subject to production test.

<sup>2)</sup> The condition  $I_{\rm CP}$  = 2.5 mA emulates an BLDC Driver with 6 MOSFET switching at 20 KHz with a  $C_{\rm Load}$ =3.3nF. Test condition:  $I_{\rm Gx}$  = - 100  $\mu$ A, ICHARGE = IDISCHARGE = 31(max), IDISCHARGEDIV2\_N = 1 and ICHARGEDIV2\_N = 1.

<sup>3)</sup> This resistance is connected through a diode between SHx and GHx to ground.

<sup>4)</sup> This time applies when Bit DRV\_CP\_CTRL\_STS.bit.CP\_EN is set

<sup>5)</sup> This time applies when Bit DRV\_CP\_CLK\_CTRL.bit.CPCLK\_EN is set



# 29.13 Operational Amplifier

## 29.13.1 Electrical Characteristics

Table 43 Electrical Characteristics Operational Amplifier

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Differential gain (uncalibrated)	G	9.5 19 38 57	10 20 40 60	10.5 21 42 63		Gain settings GAIN<1:0>: 00 01 10 11	P_13.1.6
Differential input operating voltage range OP2 - OP1	$V_{IX}$	-1.5 / G	_	1.5 / G	V	G is the Gain specified below	P_13.1.1
Operating. common mode input voltage range (referred to GND (OP2 - GND) or (OP1 - GND)	$V_{CM}$	-2.0	_	2.0	V	Input common mode has to be checked in evaluation if it fits the required range	P_13.1.2
Max. input voltage range (referred to GND (OP_2 - GND) or (OP1 - GND)	$V_{IX\_max}$	-7.0	_	7.0	V	Max. rating of operational amplifier inputs, where measurement is not done	P_13.1.3
Single ended output voltage range (linear range)	$V_{OUT}$	V <sub>ZERO</sub> - 1.5	_	V <sub>ZERO</sub> + 1.5	V	1)2) Offset output voltage 2 V ± 1.5V	P_13.1.4
Linearity error	$E_{PWM}$	-15	-	15	mV	Maximum deviation from best fit straight line divided by max. value of differential output voltage range (0.5V - 3.5V); this parameter is determined at G = 10.	P_13.1.5
Linearity error	$E_{PWM}$ _%	-1.0	_	1.0	%	Maximum deviation from best fit straight line divided by max. value of differential output voltage range (0.5V - 3.5V); this parameter is determined at G = 10.	P_13.1.24
Gain drift		-1	_	1	%	Gain drift after calibration at G = 10.	P_13.1.7
Adjusted output offset voltage	V <sub>oos</sub>	-40	10	40	mV	$V_{\rm AIP} = V_{\rm AIN} = 0 \text{ V and}$ G = 40, -40°C < $T_{\rm j} \le 150$ °C	P_13.1.17